

Flyback Converter Design and Simulation

Swati Kunkolkar¹, V.N Shet²

Student (ME power & Energy), Dept. of E&E, Goa Engineering College, Farmagudi, Goa, India¹

Professor, Dept. of E&E, Goa Engineering College, Farmagudi, Goa, India²

ABSTRACT: This paper addresses a novel approach for designing and modelling of isolated interleaved flyback converter. A detailed design, simulation and PWM control strategy are conferred for flyback converter in DCM. To verify the design, the study of converter is practised in DCM operation for input AC voltage 200-250V at 50Hz and output DC voltage of 90V and 81W output rating using PSIM 6.0 software. A little ripple appears in output of the converter.

KEYWORDS: Flyback, Converter, THD (Total Harmonic Distortion), PF(Power Factor).

I. INTRODUCTION

Fly-back converter is the most commonly used SMPS circuit for low output power applications where the output voltage needs to be isolated from the input main supply. The output power of fly-back type SMPS circuits may vary from few watts to less than 100 watts. The overall circuit topology of this converter is considerably simpler than other SMPS circuits. Input to the circuit is generally unregulated dc voltage obtained by rectifying the utility ac voltage followed by a simple capacitor filter. The circuit can offer single or multiple isolated output voltages and can operate over wide range of input voltage variation. In respect of energy-efficiency, fly-back power supplies are inferior to many other SMPS circuits but it's simple topology and low cost makes it popular in low output power range.




Figure 1 Interleaved Flyback converter.

II. LITRATURE SURVEY

Figure2 shows the basic topology of a fly-back circuit. Input to the circuit maybe unregulated dc voltage derived from the utility ac supply after rectification and some filtering. The ripple in dc voltage waveform is generally of low frequency and the overall ripple voltage waveform repeats at twice the ac mains frequency. A fast switching device (S), like a MOSFET, is used with fast dynamic control over switch duty ratio (ratio of ON time to switching time-period) to maintain the desired output voltage. The transformer, in Figure2, is used for voltage isolation as well as for better matching between input and output voltage and current requirements.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017




Figure 2 Flyback converter.

Primary and secondary windings of the transformer are wound to have good coupling so that they are linked by nearly same magnetic flux. The primary and secondary windings of the fly-back transformer don't carry current simultaneously and in this sense flyback transformer works differently from a normal transformer. In a normal transformer, under load, primary and secondary windings conduct simultaneously such that the ampere turns of primary winding is nearly balanced by the opposing ampere-turns of the secondary winding (the small difference in ampere-turns is required to establish flux in the non-ideal core). Since primary and secondary windings of the fly-back transformer do not conduct simultaneously they are more like two magnetically coupled inductors and it may be more appropriate to call the flyback transformer as inductor-transformer. Accordingly the magnetic circuit design of a fly-back transformer is done like that for an inductor. The output section of the flyback transformer, which consists of voltage rectification and filtering, is considerably simpler than in most other switched mode power supply circuits. As can be seen from the circuit Figure 2, the secondary winding voltage is rectified and filtered using just a diode and a capacitor. Voltage across this filter capacitor is the SMPS output voltage.

III. PROPOSED SYSTEM

The single phase AC supply is fed to the EMI filter. EMI filter filters out the noises. The output of EMI filter is fed to the rectifier. Rectifier converts it to DC. The rectifier output is then fed to the interleaved flyback converter. The flyback converter is controlled by pulse width modulation. The regulated dc output is then fed to the LED string.

Error! Reference source not found. shows the block diagram




Fig.1 Block diagram of proposed system



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017

In proposed method discontinuous mode of operation is adopted. This means there will be time delay between turn ON and turning OFF of the switching devices as a result the stress on switching devices will be less and hence efficiency will be more. The sinusoidal pulse width modulation technique is used to control the MOSFET in the flyback converter. In sinusoidal pulse width modulation, triangular wave is the carrier signal and the sine wave is the reference signal. The gating pulses are generated by comparing the reference signal with the carrier wave. This method reduces the power loss in switching device. Figure 1 Interleaved Flyback converter.shows the PWM signals that are fed to the MOSFET switches Q1 and Q2.

Advantages of interleaved flyback converter:

- Reduced transformer and semiconductor peak currents
- Reduced transformer and semiconductor RMS currents
- Reduced input and output capacitor RMS currents
- Reduction of EMI energy due to lower peak currents
- Distribution of heat generating elements

Disadvantages of interleaved flyback converter:

- Increased component count
- Possible increase in component area
- Control complexity of interleaved drive signals for D_{max} greater than 50%

IV. DESIGN

Following assumptions are made for designing an interleaved flyback converter (**Error! Reference source not found.**).

Assumptions:

1. Transformer leakage inductances are negligible.
2. EMI filter is larger than input capacitance.
3. The magnetizing inductances L_{m1} and L_{m2} are identical.
4. There is 180deg phase shift between the two switches.

Table 1 Design requirements

Design requirement	Symbols	Values
minimum input voltage	V_{min}	200Vac
maximum input voltage	V_{max}	250Vac
maximum output voltage	V_{omax}	90
maximum output current	I_{omax}	0.9A
window utilization	K_u	0.29
switching frequency	F_s	25KHz
converter efficiency	η	90%
maximum duty ratio	D_{max}	0.5
Dwell time duty ratio	D_w	0.1
regulation	α	1.0 %
operating flux density	B_m	0.25
Diode voltage	V_d	1.0



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017

1. calculate total period= T

$$T = \frac{1}{f} = \left(\frac{1}{25000} \right) = 40\mu s$$

2. maximum on time= T_{on}

$$T_{on} = T * D_{max} = 40\mu s * 0.5 = 20\mu s$$

3. Rectifier output:

When $V_{inac}=200V$

$$V_{dc} = \sqrt{2 * V_{ac}^2 - \left(P_{in} * \frac{1 - D_w}{C_{in} * F} \right)} = 268.84V$$

When $V_{inac}=250V$

$$V_{dc} = \sqrt{2} * V_{acmax} = \sqrt{2} * 250 = 353.55V$$

4. maximum output power= P_{omax}

$$P_{omax} = I_{omax} * (V_{omax} + V_d) = 0.9 * (90 + 1) = 81W$$
$$P_{omax} = 100W$$

5. maximum input current, I_{inmax}

$$I_{inmax} = \frac{P_{omax}}{V_{imin} * n} = \frac{100}{268.84 * 0.9} = 0.41A$$

6. calculate the primary peak current= I_{ppk}

$$I_{ppk} = \frac{2 * P_{omax} * T}{n * V_{imin} * T_{on}} = 1.65A$$

7. calculate primary RMS current I_{prms}

$$I_{prms} = I_{ppk} * \sqrt{\frac{T_{on}}{3 * T}} = 0.67A$$

8. maximum input power P_{inmax}

$$P_{inmax} = \frac{P_{omax}}{n} = \frac{100}{0.9} = 111W$$

9. equivalent input resistance R_{ineq}

$$R_{ineq} = \frac{V_{imin}^2}{P_{inmax}} = \frac{268.84^2}{111} = 620\Omega$$



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017

10. primary magnetizing inductance L

$$L = \frac{Rineq * T * Dmax^2}{2} = 3.30mH$$

11. Energy handling capability in watts-sec, E

$$E = \frac{L * Ippk^2}{2} = \frac{3.30 mH * 1.65^2}{2} = 0.0045 w - s$$

12. Electrical conditions, Ke

$$Ke = 0.000091$$

13. Core geometry, Kg

$$Kg = 0.29cm^5$$

14. use core EE-625 (in U.S Standard)/ PC40EE47/39-Z

15. Calculate current density J

$$J = \frac{2 * E * 10^4}{Bm * Ap * Ku} = \frac{2 * 0.0045 * 10^4}{0.25 * 4.616 * 0.29} = 268.93 A/cm^2$$

16. primary wire area, Apwb

$$Apwb = \frac{Iprms}{J} = \frac{0.67}{268.93} = 0.00249 cm^2$$

#23 AWG wire is required which has, Bare wire area=0.0025880cm²
If I use minimum #30 AWG wire with bare wire area= 0.0005097cm²

17. Number of primary strands, Snp

$$Snp = \frac{Apwb}{Aw} = \frac{0.0025880}{0.0005067} = 5$$

18. Number of primary turns Np. Half of available window is primary Wap/2';
using no. of strands, Snp and BWA #23

Wa=1.930

$$Wap = \frac{Wa}{2} = \frac{1.930}{2} = 0.965$$



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017

$$Np = \frac{Ku * Wap}{3 * Aw} = 36$$

19. Required Gap lg

$$lg = \left(\frac{0.4 * \pi * Np^2 * Ac * 10^{-8}}{L} \right) - \left(\frac{MPL}{\mu\Omega pm} \right) = 0.008 \text{ cm}$$

20. firing flux factor, F

$$F = 1 + \left(\frac{lg}{\sqrt{Ac}} \right) * \log \left(\frac{2 * G}{lg} \right) = 1.03$$

21. New number of turns, Nnp

$$Nnp = \sqrt{\frac{(lg * L)}{0.4 * \pi * Ac * F * 10^{-8}}} = 29$$

22. Peak flux density, Bpk

$$Bpk = \frac{0.4 * \pi * Nnp * F * Ippk * 10^{-4}}{lg + \left(\frac{MPL}{\mu\Omega pm} \right)} = 0.53 [\text{Tesla}]$$

23. New $\mu\Omega/cm$

$$new \mu \frac{\Omega}{cm} = \mu \frac{\Omega}{cm} = \frac{3420}{5} = 684$$

24. primary winding resistance, Rp

$$Rp = MLT * Nnp * \mu\Omega pcm * 10^{-6} = 9.4 * 29 * 684 * 10^{-6} = 0.18 \Omega$$

25. primary copper loss, Pp

$$Pp = Iprms^2 * Rp = 0.67^2 * 0.18 = 0.08 \text{ W}$$

26. secondary turns, Ns

$$Ns = \frac{Nnp * (Vomin + Vd) * (1 - Dmax - Dw)}{Vp * Dmax} = 8$$



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017

27. Secondary peak currents, I_{spk}

$$I_{spk} = \frac{2 * I_{omin}}{1 - D_{max} - D_w} = 4.5 A$$

28. Secondary RMS current, I_{srms}

$$I_{srms} = I_{spk} * \sqrt{\frac{1 - D_{max} - D_w}{3}} = 1.64 A$$

29. Secondary wire area, A_{swb}

$$A_{swb} = \frac{I_{srms}}{J} = \frac{1.64}{268.93} = 0.0060 \text{ cm}^2$$

30. number of secondary strands, S_{ns}

$$S_{ns} = \frac{A_{swb}}{B_w} = \frac{0.0060}{0.0008046} = 8$$

31. Secondary S , $\mu\Omega\text{pcm}$

$$S_{\mu\Omega\text{pcm}} = \frac{\mu\Omega\text{pcm}}{S_{ns}} = \frac{2142}{8} = 267.75$$

32. Winding resistance, R_s

$$R_s = MLT * N_{s1} * S_{1\mu\Omega\text{pcm}} * 0.000001 = 0.020\Omega$$

33. secondary copper loss, P_s

$$P_s = I_{srms}^2 * R_s = 1.64^2 * 0.020 = 0.054 W$$

34. Total no. of turns

$$\begin{aligned} \text{Primary}[\text{Turns}] &= N_p * S_{np} = 29 * 5 = 145 \\ \text{Secondary}[\text{Turns}] &= N_{s1} * S_{np1} = 8 * 8 = 64 \end{aligned}$$

35. Total copper loss, P_{cu}

$$P_{cu} = P_p + P_s = 0.08 + 0.054 = 0.134W$$

36. Calculate, C_{in}

$$C_{in} = \left(\frac{2\mu f}{\text{Watt}}\right) * P_{in} = \left(\frac{2\mu f}{\text{Watt}}\right) * 111W = 222\mu F$$

Use $C_{in}=230\mu F$

37. Calculate, C_o

$N_{cp}=20$;
take ripple voltage $V_{oripple}$ 5%

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017

$$V_{ripple} = 0.05 * V_{omax} = 0.05 * 90 = 4.5 V$$

$$C_o = \frac{I_{omin} * N_{cp}}{f * V_{ripple}} = \frac{1 * 20}{25KHz * 4.5} = 177.77 \mu F$$

Use $C_o = 180 \mu F$ or $189 \mu F$

38. Secondary and primary inductance.

$$L_{sec} = \frac{(V_o + V_d) * (1 - D_{max})}{I_{oripple} * F_s}$$


$$L_{sec} = \frac{\frac{I_{oripple} = 5\% * I_o}{(90 + 0.1) * (1 - 0.5)}}{0.0045 * 25kHz} = 40mH$$

$$L_{pri} = L_{sec} * \left(\frac{N_p}{N_s}\right)^2 = 16mH * \left(\frac{145}{64}\right)^2 = 0.2H$$

V. SIMULATION RESULTS

PSIM is a simulation software specially designed for fast simulation and friendly user interface. PSIM provides powerful simulation environment to address my simulation needs. It also provides an intuitive and easy-to-use graphic user interface for schematic editing. In addition, extensive online help is available for each component.

Figure 4(a1) shows PSIM model of single phase rectifier. To the rectifier we give 200Vac signal to get rectified output DC voltage. We get average output voltage of 127.32Vdc. This is fed to the DC-DC interleaved flyback converter shown in figure 4(a2).




(a1)

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)


Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017



(a2)

The controller circuit is shown in figure4(a3) which generate G1 and G2 PWMpulses with 180 deg phase shift. These PWM pulses as shown in figure4(a3)are fed to the MOSFET switches in figure4(a2).



(a3)

Figure 3 Single phase rectifier(a1),interleaved flyback converter (a2), controller (a3) PSIM model

Table 2 Simulation parameters.

Parameters	Values
V_{in}	200-250Vac
V_o	90Vdc
I_o	0.9A
C_{in}	230 μ F
C_o	189 μ F
Core	PC40EE47/39-Z
Air gap	0.008cm
N_{np}	29
No. of primary strands	5
N_s	8



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017

No. of secondary strands	8
Magnetisin inductance $Lm1=Lm2$	3.3mH
Output resistance	100Ω
THD	1.66%
PF	0.46




Figure 4 Output Voltage (V_o), Output Current $I(R_o)$




Figure 5 Power Factor



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 5, May 2017




Figure 6 THD graph

VI. CONCLUSION

A simple modeling method is presented. This is based on the equivalent circuit of converter in ON and OFF time period. The developed interleaved flyback converter circuit is simulated in PSIM software. PWM control strategy is applied. The proposed converter provided a regulated output with very low ripple content. In closed loop it gave 1.5% THD and 0.46 PF.

REFERENCES

- [1] G. S. Sandhya. K, "An Interleaved Single-Stage Fly Back AC-DC converter for outdoor LED lighting," International Journal of Engineering Research & Technology, vol. 3, no. 3, pp. 1679-1683, March 2014.
- [2] S.-W. L. a. H.-L. Do, "A Single-Switch AC-DC LED Driver Based on a Boost-Flyback PFC Converter with Lossless Snubber," IEEE transaction on power electronics, vol. 32, no. 2, pp. 1375-1384, 2017.
- [3] A. A. Saliva, "Design Guide for Off-line Fixed Frequency DCM Flyback Converter," january 2013.
- [4] G.-B. K. G.-W. M. SangCheol Moon, "An Interleaved Single-Stage Flyback AC-DC Converter with Wide Output Power Range for Outdoor LED Lighting System," in Applied Power Electronics conference and exposition, 2012 Twenty-seventh Annual IEEE, 2012.
- [5] www.fairchildsemi.com
- [6] C.W.T. McLyman, Transformer and inductor Design Handbook.
- [7] Brian Shaffer, Interleaving Contributes Unique Benefits to Forward Converters.
- [8] <http://www.mhw-intl.com/assets/TDK/TDK%20EI-EE-EF-EER-ETD%20Core%20Drawings%20for%20Power%20%28Feb%202010%29.pdf>