



# A Comprehensive Study on Power Reduction Techniques in Deep Submicron Technologies

V.Kalpna Bharathi<sup>1</sup>, T.Srinivas Reddy<sup>2</sup>

<sup>1</sup>Assistant Professor, Dept. of ECE, MallaReddy Engineering College for Women, Telangana, India

<sup>2</sup>Associate Professor, Dept. of ECE, Malla Reddy Engineering College (Autonomous), Telangana, India

**ABSTRACT:**The use of Very Large Scale Integration (VLSI) technologies in high performance computing, wireless communication and consumer electronics has been growing at a very fast rate. For the most recent CMOS technologies static power dissipation i.e. leakage power dissipation has become a challenging area for VLSI chip designers. A comprehensive study and analysis of various leakage power minimization techniques have been presented in this paper. The present research study and its corresponding analysis are mainly focusing on circuit performance parameters.

**KEYWORDS:**Sub threshold leakage current, Leakage power consumption, Sub-threshold Leakage, Threshold voltage.

## I. INTRODUCTION

Power consumption is one of the top issues of VLSI circuit design, for which CMOS is the primary technology. Today's focus on low power is not only because of the recent growing demands of mobile applications. Even before the mobile era, power consumption has been a fundamental problem. To solve the power dissipation problem, many researchers have proposed different ideas from the device level to the architectural level and above. However, there is no universal way to avoid tradeoffs between power, delay and area and thus, designers are required to choose appropriate techniques that satisfy application and product needs. With recent advancements in semiconductor technology the density of transistors in Integrated Circuits is still growing, which in turn demands expensive cooling and packaging technologies. Keeping this in view, the supply voltages are scaled down for reducing the switching power dissipation. Moreover, the threshold voltage is also scaled down for the performance tradeoffs. However, the scaling of threshold voltage has resulted in exponential increase of subthreshold leakage current causing leakage (static) power dissipation. Static power dissipation is now growing considerably proportional to the switching dynamic power dissipation in deep submicron technologies and battery operated devices. The longer the battery lasts, the better the leakage power savings [2]-[3]. The four main sources of leakage current in a CMOS transistor are i) Reverse-biased junction leakage current ii) Gate induced drain leakage iii) Gate direct-tunnelling leakage and iv) Subthreshold (weak inversion) leakage current. The subthreshold leakage current being the most predominant amongst all the leakage current sources becomes extremely challenging for research in current and future silicon technologies. In a short channel device, however, the source and drain depletion width in the vertical direction and the source drain potential have a strong effect on the band bending over a significant portion of the device. Therefore, the threshold voltage and consequently the sub threshold current of short channel devices vary with the drain bias. This effect is referred to as Drain-Induced Barrier Lowering (DIBL)

$$I_{ds} = \mu_0 * C_{ox} * \frac{W}{L} * (m - 1) * (V_{th}^2) * e^{\frac{V_{gs} - V_{th}}{(m - V_t)}} * (1 - e^{-V_{ds}/V_t})$$

(Where  $m = 1 + C_{dm}/C_{ox}$ ,  $m$  is the sub-threshold swing co-efficient,  $C_{dm}$  is capacitance of the depletion layer,  $C_{ox}$  is the capacitance of the oxide layer,  $\mu_0$  is the mobility,  $V_{th}$  is the threshold voltage,  $V_{gs}$  is the gate to source voltage,  $V_{ds}$  is the drain to source voltage and  $V_t$  is the thermal voltage. According to technology trend for the high density the transistor size should be scaled down and for high performance the threshold voltage ( $V_{th}$ ) scaling down. In the case of sub-threshold leakage if scaling down of  $V_{th}$ , the leakage power increases exponentially as  $V_{th}$  decreases and the short channel effect of the channel controlled by drain. But in case of gate oxide leakage gate tunneling due to thin oxide and high k-dielectric could be a possible solution and another motivation leakage power reduction technique can potentially increase the battery life. With application of dual threshold voltage ( $V_{th}$ ) techniques the sleep, zigzag and sleepy stack approaches result in orders of magnitude sub-threshold leakage power reduction. There are several current components which are responsible for the leakage power dissipation in VLSI circuits. The modernised cooling and packaging strategies are of little help to the rapid increase of the power consumption in today's chips. The diagram of leakage current mechanism of deep-submicrometre transistors is depicted below:

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 12, December 2015




Figure1. Leakage Current Mechanism of deep-submicron transistor

- I1= Reverse-bias p-n junction diode leakage current
- I2 = Subthreshold leakage current
- I3 = Gate Oxide tunnelling current
- I4 = Hot-carrier injection current
- I5 =Gate induced drain-leakage current (GIDL)
- I6 = Channel punch-through

The dependence of subthreshold current [6] on the transistor parameters are listed in the Table 1.

Table 1: Dependence of sub threshold leakage on device parameters

Parameter	Dependence
Temperature(T)	Exponential increase
Transistor length(L)	Inversely proportional
Transistor width (L)	Directly proportional
Input voltage(V <sub>gs</sub> )	Exponential increase
Transistor Threshold voltage(V <sub>th</sub> )	Increases by an order of magnitude with 100mV decrease

There are various leakage power reduction techniques based on modes of operation of systems. The two operational modes are a) active mode and b) standby (or) idle mode. Most of the techniques aim at power reduction by shutting down the power supply to the system or circuit during standby mode.

## II. LITERATURE SURVEY

In today's VLSI circuits, low power is an important consideration factor along with high performance and high density. There are several techniques to reduce the leakage power but disadvantage of each technique limits its implementation.

**A. Dual VT and MTCMOS:** This is a basic approach to reduce the leakage power. MTCMOS reduces the leakage by introducing the high threshold NMOS gating between pull down network and ground terminal, in series to low threshold voltage circuitry. As stated in [6] Dual VT technique is a variation in MTCMOS, in which high threshold voltage can be assigned to transistors of non-critical path to reduce leakage current and low threshold voltage transistors are used in critical paths. An additional mask layer is required due to VT (Threshold voltage) variation, thereby making fabrication process complicated. This technique suffers from latency period i.e. it needs some time to get into normal operating mode after reactivation. The structure for dual VT and MTCMOS technique is shown as:

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 12, December 2015




Figure 2: Dual VT and MTCMOS Structure

**B. Sleep Transistor Technique:** Addition to the MTCMOS technique, high VT sleep transistor is introduced between VDD (supply voltage) and pull up network, and between pull down network and ground for high switching speed, where low VT transistors are used in circuit [10]. Efficient power management is done by sleep control mechanism. This modified MTCMOS technique can only reduce the standby leakage power and the introduced MOSFETs results increase in area and delay.

During stand-by mode both sleep transistors get turned off, introducing large resistance in conduction path and thus, leakage current is low. Isolation between VDD and ground path is necessary for leakage reduction. This technique faces a problem for data retention purpose during sleep mode. The Wakeup time and energy of the sleep technique have a significant impact on the efficiency of the circuit.




Figure 3: Sleep Transistor Approach

**C. Input vector control (IVC):** The strong dependence of leakage power values on the input combination is given by Abdollahi et al [11] by citing an example of 2-input NAND gate to illustrate the concept of transistor stacking. The minimum leakage causing input vector is identified by an automation process and is applied to the circuit under sleep mode. An algorithm to obtain the minimum leakage vector (MLV) is given by [11].

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 12, December 2015

**D. Variable threshold CMOS (VTMOS):** This technique involves dynamically modifying the threshold voltage during active mode, which is classically known as standby power reduction (SPR). In this method the threshold voltage  $V_{th}$  is raised during the standby mode by connecting the substrate voltage either lower than (for N transistors) or higher than ground (for P transistors). The major drawback of this technique is that it requires an additional power supply, which may not be appropriate in some commercial designs.

### III. PROPOSED ALGORITHM

In LECTOR [8], the concept of effective stacking transistors has been introduced between the VDD and GND for the leakage power reduction. In this technique two leakage control transistors i.e. P-type and N-type are inserted between the pull up and pull down network of a circuit, in which each LCT gate is controlled by the source of other, hence termed as self-controlled stacked transistors. Since it is a self-controlled technique so no external circuit is required for controlling purpose. These LCT produces high resistance path between the VDD and GND by turning more than one transistor OFF, thereby reducing the leakage current. This technique has a very low leakage but there is no provision of sleep mode of operation for state retention.




Figure 4: LECTOR Approach

#### A. LECTOR Stack State Retention (LSSR)

**LECTOR Stack State Retention (LSSR)** This technique combines the feature of both, LECTOR approach and the Forced Stack Technique with the additional feature of state retention in circuit. The circuit configuration includes [1], two leakage control transistors are added between the pull up and pull down network, and the stack effect is introduced to pull up and pull down network by replacing each existing transistor with two half-sized transistors. It provides the limitation of area because of usage of extra transistors to preserve the circuit state during sleep mode. But this technique provides good leakage current reduction without any delay penalty.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 12, December 2015




Figure 5: LECTOR Stack State Retention (LSSR) Approach

## IV.CONCLUSION

The present study provides an appropriate choice for leakage power minimization technique for a specific application by a VLSI circuit designer based on sequential analytical approach. To solve the problem, several approaches have been implanted and still work is in progress on many more. The designers, therefore, have to select particular technique depending on application and product requirements. In this paper, we have presented these several leakage power reduction techniques along with their respective advantages and disadvantages. We conclude that LECTOR and the new approach LSSR circuit may lead to much large reduction of leakage power than the previously introduced techniques.

## REFERENCES

- [1] Praveen Kumar, Pradeep SR, Pratibha SR, "LSSR: LECTOR Stacked State Retention Technique a novel leakage reduction and state retention technique in low power VLSI design," IJERT, vol. 2, pp. 1-4, October 2013.
- [2] V.De and S.Borkar, "Technology and design challenges for low power and high performance," in Proc. Int. Symp. Low Power Electronics and Design, 1999, pp.163-168.
- [3] K.Roy and S.C.Prasad, "Low-power CMOS VLSI circuit design". New York: Wiley, 2000, ch.5, pp.214-219.
- [4] Y.Taur, T.H. Ning, "Fundamentals of Modern VLSI Devices", Cambridge University Press, New York, 1998.
- [5] Piguet, C. "Low-Power Electronics Design". CRC Press 2005.
- [6] K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits", In Proc. IEEE, vol. 91, pp. 305-327, Feb., 2003.
- [7] Mohab Anis, Member, IEEE, Shawki Areibi, Member, IEEE, and Mohamed Elmasry, "Design and Optimization of Multithreshold CMOS (MTCMOS) Circuits", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 22, No. 10, October 2003.
- [8] N. Hanchate and N. Ranganathan, "Lector: A technique for leakage reduction in CMOS circuits", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 2, pp. 196-205, February 2004
- [9] Kaushal Kumar Nigam, Ashok Tiwari, "Zigzag Keepers: A New Approach For Low Power CMOS Circuit" International Journal of Advanced Research in Computer and Communication Engineering Vol. 1, Issue 9, pp. 694- 699, November 2012
- [10] Khushboo Kumari, Arun Agarwal, Jayvrat, Kabita Agarwal, "Review of Leakage Power Reduction in CMOS Circuits" American Journal of Electrical and Electronic Engineering, 2014, Vol. 2, No. 4, 133-136.
- [11] Abdollahi, A., Fallah, F., and Pedram, M. "Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control," IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12, February 2004, pp.140-154.

## BIOGRAPHY



**V. Kalpana Bharathi** received B.Tech (ECE) in Alfa college of Engineering and technology, JNTUH, in the year 2005 and M.Tech in Embedded Systems in Rajeev Gandhi Memorial Engineering College, JNTUA, 2011. She is currently working as Assistant Professor, Dept. of ECE, MRCW (Mall Reddy College of Engg for Women), India.



ISSN (Print) : 2320 – 3765  
ISSN (Online): 2278 – 8875

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

*(An ISO 3297: 2007 Certified Organization)*

**Vol. 4, Issue 12, December 2015**



**T.SrinivasReddy** received B.Tech (ECE) from (Nagarjuna Institute of Technology and Sciences, JNTUH, 2004) and M.E (Master of Engineering) in Systems Signal Processing (University College of Engg., Osmania University, 2011).He is currently working as Associate Professor. ECE Dept. Malla Reddy Engineering College (Autonomous), India.