



Estimating the Power Delay Product in Adder Circuit

N.Ramya¹, Ms. Raji Pandurangan*²

Assistant Professor, Dept. of ECE, Jerusalem College of Engineering, Chennai, Tamil Nadu, India¹

Assistant Professor, Dept. of ECE, Bharath University, Chennai, Tamil Nadu, India²

* Corresponding Author

ABSTRACT: The main aim of this project is to design a 1-bit full adder using an alternative logic structure and estimating the power delay product. Power delay Product is used to find the energy efficiency of the full adder circuit. Power delay product is compared with both alternative logic structure and the existing structure. The layout is designed and simulation results will be obtained using an EDA tool MICROWIND 2.

KEYWORDS: Alternative logic structure, Adder, Pass Transistor Logic.

I. INTRODUCTION

Energy-efficiency is one of the most required features for modern electronic systems designed for high-performance and portable applications. The power-delay product (PDP) Metric relates the amount of energy spent during the realization of a determined task, and stands as the more fair performance metric when comparing optimizations of a module designed and tested using different technologies and scenarios.

Addition is a fundamental arithmetic operation that is broadly used in many VLSI systems, such as application-specific digital signal processing (DSP) architecture and microprocessors. Full adder is the core of many arithmetic operations such as addition/subtraction, multiplication, division and address generation. In majority of these systems, the adder is part of the critical path that determines the overall performance of the system. That is why enhancing the performance of the full adder cell results of great interest [1]. There are three major components of power dissipation in complementary metal oxide semiconductor (CMOS) circuits: switching power, short circuit power and static power. Reducing whichever of these components will end up with lower power consumption for the whole system.

In this paper, we report the design and performance comparison of two full-adder cells implemented with an alternative internal logic structure, based on the multiplexing of the Boolean functions XOR/XNOR and AND/OR, to obtain balanced delays in SUM and CARRY outputs, respectively, and pass-transistor logic styles, in order to reduce power consumption. The resultant full-adders show to be more efficient on regards of power consumption and delay when compared with other ones reported previously as good candidates to build low-power arithmetic modules.

This paper is organized as follows. Section II presents the internal logic structure adopted as standard in previous papers for designing a full-adder cell. Section III introduces the alternative internal logic structure and the pass-transistor logic styles used to build the two proposed full-adders. Section IV reviews the results obtained from the simulations, and Section V concludes this work.

II. PREVIOUS WORK

Several papers have been published regarding the design of low power full adders, trying on both: the logic style and the logic structure used to build the adder module. Since the standard CMOS realization [2], several full adders built

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 4, April 2015

upon different static logic styles have been presented, namely: Differential Cascode Voltage Switch (DCVS) [3], Complementary Pass-Transistor Logic (CPL) [4], Double Pass-Transistor Logic (DPL)[5], and Swing Restored CPL (SR-CPL) [6]. On the base of these logic styles, some work has been done to build new full adders by changing the internal logic structure of the module. In earlier work [7], transmission function theory was used to build a full adder formed by three main logic blocks: a XOR-XNOR gate to obtain A EXOR B and A EXNOR B signals (Block 1), and EXOR blocks or multiplexers to obtain the SUM (S_o) and CARRY (C_o) outputs (Blocks 2 and 3), as shown in Figure 1.




Fig. 1.Full-adder cell formed by three main logical blocks.

TABLE I

TRUE-TABLE FOR A 1-BIT FULL-ADDER: A, B, AND C ARE INPUTS; S_o AND C_o ARE OUTPUTS

C	B	A	S_o	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

A deep comparative study to determine the best implementation for Block1 was presented in [8], and an important conclusion was pointed out in that work: the major problem regarding the propagation delay for a full-adder built with the logic structure shown in Fig. 1, is that it is necessary to obtain an intermediate A XOR B signal and its complement, which are then used to drive other blocks to generate the final outputs. Thus, the overall propagation delay and, in most of the cases, the power consumption of the full-adder depend on the delay and voltage swing of the A XOR B signal and its complement generated within the cell. So, to increase the operational speed of the full-adder, it is necessary to develop a new logic structure that does not require the generation of intermediate signals to control the selection or transmission of other signals located on the critical path.

III. ALTERNATIVE LOGIC STRUCTURE FOR A FULL ADDER

Examining the full adder's true table in Table I, it can be seen that the S_o output is equal to the A XOR B value when $C=0$, and it is equal to A XNOR B when $C=1$. Thus, a multiplexer can be used to obtain the respective value taking the C input as the selection signal. Following the same criteria, the C_o output is equal to the A.B value when

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)


Vol. 4, Issue 4, April 2015

$C=0$, and it is equal to $A+B$ value when $C=1$. Again, C can be used to select the respective value for the required condition, driving a multiplexer.

Hence, an alternative logic scheme to design a full adder cell can be formed by a logic block to obtain the signals $A \text{ XOR } B$ and $A \text{ XNOR } B$, another block to obtain the $A \cdot B$ and $A+B$ signals, and two multiplexers being driven by the C input to generate the S_O and C_O outputs, as shown in Fig. 2

A. Double Pass Transistor Logic(DPL)

The DPL is a modified version of CPL, in which both nMOS and pMOS logic networks are used together to alleviate the problem of the CPL associated with reduced high logic level. As this provides full swing on the output, no extra transistors for swing restoration is necessary. Two-input AND/NAND DPL realization is achieved by connecting a Pull



. Fig. 2. Alternative logic scheme for designing full-adder cells.

The features and advantages of this logic structure are as follows.

- **There are no signals generated internally that control the selection of the output multiplexers.** Instead, the C input signal, exhibiting a full voltage swing and no extra delay, is used to drive the multiplexers, reducing so the overall propagation delays.
- **The capacitive load for the C input has been reduced, as it is** connected only to some transistor gates and no longer to some drain or source terminals, where the diffusion capacitance is becoming very large for sub-micrometer technologies. Thus, the overall delay for larger modules where the C signal falls on the critical path can be reduced.
- **The propagation delay for the S_o and C_o outputs can be tuned up individually by adjusting the XOR/XNOR and the AND/OR gates;** this feature is advantageous for applications where the skew between arriving signals is critical for a proper operation, and for having well balanced propagation delays at the outputs to reduce the chance of glitches in cascaded applications.
- **The inclusion of buffers at the full-adder outputs can be implemented by interchanging the XOR/XNOR signals,** and the AND/OR gates to NAND/NOR gates at the input of the multiplexers, improving in this way the performance

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 4, April 2015

for load-sensitive applications. Based on the results obtained, new full-adder has been designed using the DPL logic style, and the new logic structure presented in Fig. 2. Fig. 3 presents the internal logic used for the full-adder design. The AND/OR gates and XOR/XNOR gates are using a DPL logic style. A pass-transistor based multiplexer to obtain the S_o and C_o output and a pass-transistor based multiplexer to get the C_o output. The circuit diagram of the full adder designed using a double pass transistor logic is shown in Fig. 4. The full adder is designed using $0.18\mu\text{m}$ technology.




Fig.3. Internal Logic for the full adder using alternative logic structure




Fig.4. Circuit diagram of full adder using DPL logic




Fig.5. shows the layout of the full adder using alternative logic structure. The layout is designed using Microwind an EDA tool with $0.18\mu\text{m}$ technology.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 4, April 2015

IV. SIMULATION AND RESULTS

The post layout simulation obtained is shown in Fig.6. First three waveform represents inputs C, B, A respectively. The fourth and fifth waveform represents S_0 and C_0 output respectively.




Fig.4. Simulation result of full adder using DPL logic

A. Result Analysis

TABLE II
RESULT ANALYSIS

Full Adder Type (DPL)	Dissipated Power(mw)	Propagation Delay(ns)	PDP (pj)
Existing	0.167	5.032	1.030
Proposed	0.135	2.630	0.512

Table II shows the post layout simulation results obtained using Microwind. From the results obtained, it is been found that the proposed full adder report low dissipation power and low propagation delay. From the table II it is been evident that there is 60% reduction in PDP of proposed full adder when compared with the PDP of the existing one.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 4, April 2015

V. CONCLUSION

To calculate the Power delay for a adder using an alternative logic structure and pass transistor logic. The simulation result was obtained and the Power Delay Product (PDP) was calculated using an EDA tool Microwind. From the result obtained it is been found that there is 60% reduced PDP when compared with the existing one and it is evident that the proposed system is energy efficient .

REFERENCES

- [1] A.M. Shams and M. Bayoumi, "Performance evaluation of 1-bit CMOS adder cells," in Proc. IEEE ISCAS, Orlando, FL, May 1999, vol. 1, pp. 27–30.
- [2] N. Weste and K. Eshraghian, Principles of CMOS design, A system perspective, Addison-Wesley, 1988
- [3] K. M. Chu and D. Pulfrey, "A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic", IEEE JSSC, Vol. sc-22, No. 4, August 1987, pp. 528-532.
- [4] K. Yano, et al, "A 3.8ns CMOS 16 x 16-b multiplier using complementary pass-transistor logic", IEEE JSSC, Vol. 25, April 1990, pp. 388-395.
- [5] M. Suzuki, et al, "A 1.5ns 32-b CMOS ALU in double pass transistor logic", IEEE JSSC, Vol. 28, No. 11, November 1993, pp. 1145-1150.
- [6] R. Zimmerman and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic ", IEEE JSSC, Vol. 32, No. 7, July 1997, pp. 1079-1090.
- [7] N. Zhuang and H. Wu, "A new design of the CMOS full adder", IEEE JSSC, Vol. 27, No. 5, May 1992, pp. 840-844.
- [8] M. Aguirre and M. Linares, "An alternative logic approach to implement high-speed low-power full adder cells," in Proc. SBCCI, Florianopolis, Brazil, Sep. 2005, pp. 166–171.
- [9] B Karthik, TVUK Kumar, Noise Removal Using Mixtures of Projected Gaussian Scale Mixtures, World Applied Sciences Journal, 29(8), pp 1039-1045, 2014.
- [10] Daimiwal, Nivedita; Sundhararajan, M; Shriram, Revati; , Non Invasive FNIR and FMRI system for Brain Mapping .
- [11] Daimiwal, Nivedita; Sundhararajan, M; , Functional MRI Study for Eye Blinking and Finger Tapping.
- [12] Shriram, Revati; Sundhararajan, M; Daimiwal, Nivedita; , Effect of change in intensity of infrared LED on a photoplethysmogram IEEE Communications and Signal Processing (ICCCSP), 2014 International Conference on, PP 1064-1067, 2014.
- [13] Kanniga, E; Srikanth, SMK; Sundhararajan, M; , Optimization Solution of Equal Dimension Boxes in Container Loading Problem using a Permutation Block Algorithm Indian Journal of Science and Technology, V-7, I-S5, PP 22-26, 2014.
- [14] Muralibabu, K; Sundhararajan, M; , PAPR performance improvement in OFDM system using DCT based on adjacent symbol grouping Trans Tech Publ, Applied Mechanics and Materials, V-550, PP 204-209, 2014