VLSI Architecture of High Performance Turbo Decoder for Wireless Sensor Networks

Dr.J.M.Mathana\textsuperscript{1}, S.Gunasekar\textsuperscript{2}, S.Jagadish\textsuperscript{3}, R.Karthik\textsuperscript{4}

Professor, Dept. of ECE, S.A Engineering College, Chennai, Tamilnadu, India\textsuperscript{1}
UG Students, Dept. of ECE, S.A. Engineering College, Chennai, Tamilnadu, India\textsuperscript{2,3,4}

ABSTRACT: The sensor nodes of a wireless sensor network (WSN) are typically required to maintain sporadic but reliable data transmissions for extended periods of time. However, in applications the sensor nodes have to be small, preventing the use of bulky batteries. The outstanding forward error correction capabilities of turbo codes made them part of many today's communications standards. And also turbo codes have recently been considered for energy-constrained wireless communication applications, since they facilitate low transmission energy consumption. In this paper, a new low complexity ACS (add compare and select) architecture is introduced in the proposed design. The proposed turbo decoder is based on the LUT-Log-BCJR architecture. Entire decoder architecture is coded using Verilog HDL and it is synthesized using Xilinx EDA with Spartan 3E FPGA.

KEYWORDS: BMU, SMU, LCU, ACS, SISO.

I. INTRODUCTION

Wireless Sensors are operated for extended periods of time, while relying on batteries that are small, lightweight and inexpensive. So Wireless Sensor Networks (WSN) can be considered to be energy constrained wireless scenarios. In environmental monitoring WSNs for example, despite employing low transmission duty cycles and low average throughputs of less than 1 Mbit/s [1], [2], the sensors’ energy consumption is dominated by the transmission energy. For this reason, turbo codes have recently found application in these scenarios [3], [4], since their near-capacity coding gain facilitates reliable communication when using reduced transmission energy.

The architecture of low complexity reconfigurable turbo decoder is [5] based on branch metric normalization to improve the speed of operation of the decoder. The power consumption of the device for various constraint lengths is measured; the key power-saving technique in the work is the use of decoder run-time dynamic reconfiguration of different constraint lengths. Scalable system architecture for high-throughput turbo-decoders [6] explores a new design space for Turbo-Decoder both under system design and deep-submicron implementation aspects. Two different parallel architectural approaches in terms of performance and implementation complexity are compared in [7]. Both architectures exploit the well-known windowing scheme. An innovative architecture of a block turbo decoder which enabled the memory blocks between all half-iterations to be removed is presented in [8].

3GPP LTE compliant Turbo decoder accelerator presented in [9] takes advantage of the processing power of GPU to offer fast Turbo decoding throughput. This decoder decode multiple code words simultaneously, divide the workload for a single code word across multiple cores, and pack multiple code words to fit the single instruction multiple data (SIMD) instruction width. Area-Efficient high-throughput MAP Decoder Architectures [10] presented a block-interleaved pipelining (BIP) as a new high-throughput technique for MAP decoders.

II. CONVENTIONAL LUT-LOG-BCJR ARCHITECTURE

The energy consumption of conventional LUT-Log-BCJR architectures cannot be significantly reduced by simply reducing the frequency and throughput. This motivates a new architecture which is specially designed to reduce the hardware complexity and thereby reducing the energy consumption. The turbo decoder structure shown in figure 1 consists of two soft-input soft-output (SISO) decoders and an interleaver / deinterleaver between them. Decoding
process in a turbo decoder is performed iteratively through the two SISO decoders via the interleaver and the deinterleaver.

Figure 1 Iterative Turbo Decoder

The first decoder will decode the sequence and pass the hard decision together with a reliability estimate of this decision to the next decoder after proper interleaving. It is possible to decode Turbo codes by first independently estimating each process and then refining the estimates by iteratively sharing information between two decoders, since the two processes run on the same input data. More specifically, the output of one decoder can be used as the apriori information by the other decoder. It is necessary for each decoder to produce soft-bit decisions in order to take advantage of this iterative decoding scheme. Considerable performance gain can be achieved in this case, by executing multiple iterations of decoding.

Figure 2 Proposed LUT-LOG-BCJR Decoder

The proposed SISO decoder is shown in figure 2. It consists of the forward and backward state metric, LLR computation, and memory (LIFO and FIFO) blocks. LIFO and FIFO memory blocks are used to control the flow of input symbol data. The LIFO 1 and 2, and the FIFO 1 and 2 are used to buffer the input data symbols. The LIFO 3 and 4 are to store the forward state metric and the LLR values, respectively. The SISO decoder has been built with two backward state metric units, $\beta_1$ and $\beta_2$, where $\beta_1$ is ‘dummy logic’. It is used to provide the state metric value to $\beta_2$, which generates the backward state metric to compute the LLR values. ‘$\alpha$’ and ‘$\gamma$’ denote the forward state and branch metric units to calculate the forward state and branch metric values.

Each decoder has a number of computational intensive tasks to be done during decoding. There are five main computations to be performed during iteration in the decoding stage as shown in figure 3.
Figure 3. Main Tasks of Iterative Decoding

III. BRANCH METRIC UNIT

The proposed BMU computes the branch metric values from the input data symbols. The generated branch metric are converted into absolute values, which are then compared to the maximum or minimum branch metric values to get the normalized value. Conventionally the state metric values are normalized but in the proposed design branch metric values are normalized. The RTL diagram of the proposed BMU is shown in figure 4.

Figure 2. RTL view of BMU

IV. STATE METRIC UNIT

The next step of computation is state metric values. The basic building block of state metric unit (SMU) is ACS. It is a simple Look-Up Table (LUT) is used to minimize the errors caused by the Jacobi approximation. The forward state metric value is ‘α’ given by

\[
\alpha_{j+1}(s') = \max_{s \rightarrow s'} \left( \alpha_j(s) + \sum_{i=1}^{2} y_{i,j}(s, s') \right)
\]

(1)

where, \( s \rightarrow s' \) represents the set of all states \( s \) that can transition into the state \( s' \). The max* operation is used to represent the Jacobian logarithm detailed in [12], which may be approximated using a Look-Up Table (LUT) [11] for the parameters \( p \) and \( q \).

\[
\text{max}^*(\beta, \tilde{q}) = \begin{cases} 
0.75 & \text{if } |\beta - \tilde{q}| = 0 \\
0.5 & \text{if } |\beta - \tilde{q}| \in \{0.25, 0.5, 0.75\} \\
0.25 & \text{if } |\beta - \tilde{q}| \in \{1, 1.25, 1.5, 1.75, 2\} \\
0 & \text{otherwise}
\end{cases}
\]

(2)

The backward state metric \( \tilde{\beta} \) is given by
Observe that Equations (1), (2) and (3) of the LUT-Log-BCJR algorithm comprise only additions, subtractions and the max* calculation of Equation (2). While each addition and subtraction constitutes a single ACS operation, each max* calculation can be considered equivalent to four ACS operations, as shown in Table I.

**Table I Decomposition Of Max* Operation**

<table>
<thead>
<tr>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Op 1</td>
<td>simultaneously calculate ( \max(\hat{p}, \hat{q}) ) and (</td>
</tr>
<tr>
<td>Op 2</td>
<td>determine if (</td>
</tr>
<tr>
<td>Op 3</td>
<td>add max(( \hat{p}, \hat{q} )) to the value selected from the set {0.75, 0.5, 0.25, 0}</td>
</tr>
</tbody>
</table>

The proposed new ACS unit of figure 3, which performs one ACS operation per clock cycle. The control signals of the ACS unit are provided by the operation code, \( O = \{O_0, O_1, O_2, O_3, O_4, O_5\} \) which can be used to perform the functions listed in Table II. The six bits used in the ACS unit are \( O_0, O_1, O_2, O_3, O_4, O_5, O_6 \) which is the first bit which is given to the positive 0. \( O_1 \) is the second bit which is given to the negative 1. The three inputs used in this ACS unit are \( \hat{q}, c_0, c_1 \) and \( c_2 \) are the clock cycles in which \( c_0 \) is based on the inputs and \( c_1 \) and \( c_2 \) are based on the output, these three are connected to the output through an AND gate. First bit \( O_0 \) is given to the positive ‘0’. The second bit \( O_1 \) is given to the negative ‘1’. The third bit \( O_2 \) is given to the AND gate were the clock cycles \( c_0, c_1 \) and \( c_2 \). In the fourth bit \( O_3 \) if \( \hat{p} \geq \hat{q} \) the result is positive so \( C_0 = 0 \). If \( \hat{p} < \hat{q} \) the result will be negative so \( C_0 = 1 \). If the result is negative the above function \( \tilde{r} = \hat{q} - \hat{p} \) will be reduced by 0.25. In the fifth bit \( O_4 \) if \( \tilde{r} \geq 0 \) the result is positive so \( C_1 = 1 \). If \( \tilde{r} < 0 \) the result is negative so \( C_1 = 1 \). If the result is negative the above function \( \tilde{r} = \hat{p} - \hat{q} \) will be reduced by 0.25.
Table II Operations of the ACS Unit

<table>
<thead>
<tr>
<th>( O )</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000&lt;sub&gt;2&lt;/sub&gt;</td>
<td>( \tilde{r} = \bar{p} + \bar{q} )</td>
</tr>
<tr>
<td>100000&lt;sub&gt;2&lt;/sub&gt;</td>
<td>( \tilde{r} = \bar{p} \cdot \bar{q} )</td>
</tr>
</tbody>
</table>
| 101100<sub>2</sub> | \( \tilde{r} = \begin{cases} 
\bar{p} - \bar{q} & \text{if } \bar{p} \geq \bar{q} \\
(q - \bar{p}) - 0.25 & \text{if } \bar{p} < \bar{q} \\
c_0 = \begin{cases} 0 & \text{if } \bar{p} \geq \bar{q} \\
1 & \text{if } \bar{p} < \bar{q} 
\end{cases} 
\end{cases} \) |
| 110010<sub>2</sub> | \( \tilde{r} = \begin{cases} 
\bar{p} - \bar{q} & \text{if } c_0 = 0_2 \\
(q - \bar{p}) - 0.25 & \text{if } c_0 = 1_2 \\
c_1 = \begin{cases} 0 & \text{if } \bar{r} \geq 0 \\
1 & \text{if } \bar{r} < 0 
\end{cases} 
\end{cases} \) |
| 110001<sub>2</sub> | \( \tilde{r} = \begin{cases} 
\bar{p} - \bar{q} & \text{if } c_0 = 0_2 \\
(q - \bar{p}) - 0.25 & \text{if } c_0 = 1_2 \\
c_2 = \begin{cases} 0 & \text{if } \bar{r} \geq 0 \\
1 & \text{if } \bar{r} < 0 
\end{cases} 
\end{cases} \) |

\[ \tilde{r} = \max (R_1, R_2) + \begin{cases} 
0.75 & \text{if } C_1 = 1_2, \ C_2 = 0_2 \\
0.5 & \text{if } C_1 = 0_2, \ C_2 = 0_2 \\
0.25 & \text{if } C_1 = 1_2, \ C_2 = 0_2 \\
0 & \text{if } C_1 = 1_2, \ C_2 = 0_2 
\end{cases} \]

Figure 3 The RTL diagram of Proposed ACS

The forward state metric is the next step of computation in the algorithm which represents the probability of a state at time ‘k’ given the probabilities of states at previous time instance. It is calculated using equation (1). The backward state probability being in each state of the trellis at each time ‘k’, given the knowledge of all the future received symbols is recursively calculated and stored.
Figure 4 RTL view of forward SMU

The backward state metric is computed using Equation (3) in the backward direction going from the end to the beginning of the trellis at time instance ‘k-1’, given the probabilities at time instance ‘k’. The backward state metric computation can start only after the completion of the computation by the branch metric unit. State Metric value for a particular node is computed based on the trellis diagram of the encoder. In the SMU, the add compare select (ACS) units are recursively processed to compute the state metrics, through the connection network that allocates the state metrics for the next ACS based on the current constraint length ‘K’ value. For a particular constraint length ‘K’, this state metric allocation must be done before they are fed as input to the ACS in the next clock cycle.

V. LLR COMPUTATIONAL UNIT

Log likelihood ratio is the output of the turbo decoder. The LLR for each symbol at time ‘k’ is calculated using the Equation (5).
The main operations involved in LLR computation are comparison, addition and subtraction. Finally these values are de-interleaved at the second decoder output after the required number of iterations to make the hard decision in order to retrieve the information that is transmitted. The sign of the number corresponds to the hard decision while the magnitude gives a reliability estimate. In order to compute LLR value, forward; backward state metric values and branch metric values of all states are required.

\[
L_{\beta} = \ln \left( \frac{\sum_{s_{k-1}} y_1(S_{k-1}, S_k) \alpha(S_{k-1}) \beta(S_k)}{\sum_{s_{k-1}} y_0(S_{k-1}, s_k) \alpha(S_{k-1}) \beta(S_k)} \right) = L_1 - L_0 \tag{5}
\]

The RTL diagram of LCU is shown in figure 4.

**VI. RESULT AND DISCUSSION**

The Verilog code for the proposed turbo decoder is synthesized using Xilinx EDA tool. The RTL view and the simulation result of SISO decoder is shown in the figure 5.

![Figure 5 Proposed SISO decoder](image)

Table III Logic utilizations of various modules of turbo decoder

<table>
<thead>
<tr>
<th>Modules</th>
<th>Number of Slices</th>
<th>Number of 4 input LUTs</th>
<th>Number Of Bonded IOs</th>
</tr>
</thead>
<tbody>
<tr>
<td>BMU</td>
<td>72</td>
<td>126</td>
<td>35</td>
</tr>
<tr>
<td>ACS</td>
<td>10</td>
<td>19</td>
<td>30</td>
</tr>
<tr>
<td>SMU</td>
<td>254</td>
<td>468</td>
<td>186</td>
</tr>
<tr>
<td>LCU</td>
<td>363</td>
<td>655</td>
<td>344</td>
</tr>
</tbody>
</table>

![Figure 6 Graphical representation of Logic Utilization of Various Modules of Turbo Decoder](image)
It is observed that from the table III that more number of slices are utilized by LCU unit.

Table IV Timing analysis of various modules of turbo decoder

<table>
<thead>
<tr>
<th>Modules</th>
<th>Minimum input arrival time before clock</th>
<th>Maximum output required time after clock</th>
<th>Maximum combinational path delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>BMU</td>
<td>3.627ns</td>
<td>22.039ns</td>
<td>24.196ns</td>
</tr>
<tr>
<td>SMU</td>
<td>26.183ns</td>
<td>20.338ns</td>
<td>21.450ns</td>
</tr>
<tr>
<td>LCU</td>
<td>22.401 ns</td>
<td>8.960 ns</td>
<td>17.320 ns</td>
</tr>
</tbody>
</table>

From the table IV, it is observed that the critical path delay of the turbo decoder is 24.196 ns and also it is a maximum combinational path delay of BMU. So, the speed of operation of the proposed design is decided by BMU unit.

Table V Comparison between proposed and existing ACS

<table>
<thead>
<tr>
<th>Logic utilization</th>
<th>Existing ACS</th>
<th>Proposed ACS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slices</td>
<td>21</td>
<td>10</td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>38</td>
<td>19</td>
</tr>
<tr>
<td>Number of IOs</td>
<td>46</td>
<td>30</td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>46</td>
<td>40</td>
</tr>
</tbody>
</table>

Table V shows the comparison between proposed and existing ACS. In the existing design of Turbo decoder 1521 slices were required. But in the proposed design only 720 slices are used. Hence 21.44% of area has been reduced.

Table VI Comparison with existing state-of-the-art turbo decoders

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Proposed Turbo Decoder</th>
<th>Conventional Turbo Decoder</th>
<th>M. A. Bickerstaff</th>
<th>L. Davis</th>
<th>F.-M. Li</th>
<th>M. May</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithm</td>
<td>Max-Log-Map</td>
<td>LUT-Log</td>
<td>LUT-Log</td>
<td>LUT-Log</td>
<td>LUT-Log</td>
<td>Max-Log</td>
</tr>
<tr>
<td>Decoding iterations</td>
<td>8</td>
<td>5</td>
<td>10</td>
<td>8</td>
<td>6.5</td>
<td>6</td>
</tr>
<tr>
<td>Throughput (Mb/s)</td>
<td>2.2</td>
<td>1.03</td>
<td>2</td>
<td>10.8</td>
<td>4.17</td>
<td>150</td>
</tr>
</tbody>
</table>

Table VI compares the state of art of various turbo decoders. From the comparison table, it is observed that the throughput of the proposed design is improved. But when compared with M.May’s work the throughput of the proposed work is less, because the number of iterations used in the proposed work is 8, but in M.May’s design only 6 iterations were used.

Copyright to IJAREEIE | www.ijareeie.com
VII. CONCLUSION

In energy-constrained applications, achieving low energy consumption has a higher priority than having a high throughput. This motivated our low-complexity energy-efficient architecture, which achieves a low area and hence a low energy consumption by decomposing the LUT-Log-BCJR algorithm into its most fundamental ACS operations. Hence the turbo decoder architecture is designed in such a way that the area is reduced by 21.44% and the speed is improved by 28.1% while the throughput is 2.2 Mbps and thereby reducing the complexity. This entire architecture is implemented in Application Specific Integrated Circuit (ASIC) and this will improve the speed and reduce the area further.

REFERENCES