

Design and Implementation Of Modulo Multiplication by Using Radix-8 and Prefix adders

Supriya Sarkar¹, G.Dilip², Sanghita Deb³

M Tech Student[VLSI], Dept .of ECE,RKDF Institute Of Science And Technology, Bhopal, India¹

M Tech, Dept. of ECE, Jayamukhi institute of technology and science, warangal, India²

B.E Student, Dept. of CSE, N.H College of engineering, BAMU, Aurangabad, M.S, India³

ABSTRACT: The residue number system (RNS) has emerged as a promising alternative number representation for the design of faster and low power multipliers owing to its merit to distribute a long integer multiplication into several shorter and independent modulo multiplications. This modulo multiplication is frequently used in digital processing systems at the encryption and decryption of PKC(public key cryptography) algorithms are performed by repeated modulo multiplications these multiplications differ from those encountered in signal processing and general computing applications. In this method we are using radix-8M.B.E technique for partial product generator and modulo addition by prefix adders. It is over comes the previous methods delay problem.

Keywords: *M.B.E, modulo arithmetic, radix-8, prefix adders, PKC.*

1.INTRODUCTION

Lossless communication with high secrecy and security is require in present scenario In order to achieve secrecy and security generally we prefer cryptographic technique .Basically there are two types of cryptographic techniques named as public key cryptography , private key cryptography . The cryptography technique converts plain text into cipher text using some key which is not readable format others then it transmitted through channel again cipher text is converted into plain text at receiver end using key , if we are using same key at transmitter and receiver then it is called as public key cryptography , if we are using different keys at transmitter and receiver then it is called as private key cryptography ,but public key cryptography has more advantages and high performance compare to private .R IVEST, Shamir, and Adelman (RSA) and elliptic curve cryptography (ECC) are two of the most well established and widely used public key cryptographic (PKC) algorithms. The encryption and decryption of these PKC algorithms are performed by repeated modulo multiplications [1]-[3]. These multiplications differ from those encountered in signal processing and general computing applications in their sheer operand size. key sizes of RSA and ECC are typically very high ,hence the key multiplication becomes very difficult and the long carry propagation of large integer multiplication is limited the entire system performance ,other system come into existence is The residue number system (RNS) RNS has also been successfully employed to design fault tolerant digital circuits [1], [3].

A RNS is defined by a set of pair-wise co-prime moduli, $\{L_1, L_2, \dots, L_N\}$ such that any integer X within the dynamic range (DR) i.e. $\prod_{i=1}^N L_i$, is represented as a N-tuple $\{x_1, x_2, \dots, x_N\}$, where x_i is the residue of X modulo L_i [4]-[6]. RNS multipliers based on generic moduli have been reported in [1]-[7]. However, special moduli of forms 2^n or $2^n \pm 1$ are preferred over the generic moduli due to the ease of hardware implementation of modulo arithmetic functions as well as system-level inter modulo operations, such as RNS-to-binary conversion and sign detection [7]-[9]. The most popular of these special moduli sets is the triple modulus set, $\{2^n - 1, 2^n, 2^n + 1\}$ which however has a DR of only $3n$ bits. It is obvious that the DR of an existing moduli set can be extended by appending many small word-length moduli or a few large word-length moduli. It has been shown that the speed of RNS processor is increasingly dominated by the residue arithmetic operation rather than the one-time forward or reverse conversion [10]

This paper focuses on the design space exploration of arithmetic operation in one of the two special moduli, i.e., The modulo $2^n - 1$ multiplier design. The Montgomery modulo multiplication, while computing the modular product without trial division, is modulus-independent and incapable of exploiting number theoretic properties of modulo $2^n - 1$ arithmetic for combinational circuit simplification. The properties of modulo $2^n - 1$ arithmetic were most effectively exploited for the full adder based implementation of modulo multiplier, the multiplier bits were not encoded, which



lead to higher implementation area and longer partial product accumulation time. In [10] and [11], the radix-4 Booth encoding algorithm was employed to reduce the number of partial products to $\lfloor n/2 \rfloor + 1$ and $\lfloor n/2 \rfloor$, respectively. The shorthand notations $\lceil a \rceil$ and $\lfloor a \rfloor$ denote the smallest integer greater than or equal to 'a' and the largest integer smaller than or equal to 'a', respectively. With higher radix Booth encoding, the number of partial products is reduced by more than half and consequently, significant reduction in silicon area and power dissipation is feasible [11]. The radix-8 Booth encoding reduces the number of partial products to $\lfloor n/3 \rfloor + 1$, which is more aggressive than the radix-4 Booth encoding. However, in the radix-8 Booth encoded modulo $2^n - 1$ multiplication, not all modulo-reduced partial products can be generated using the bitwise circular-left-shift operation and bitwise inversion. Particularly, the hard multiple $\lfloor +3X \rfloor_{2^n - 1}$ is to be generated by an n-bit end-around-carry addition of X and 2X. The performance overhead due to the end-around-carry addition is by no means trivial and hence, the use of Booth encoding for modulo $2^n - 1$ multipliers have been restricted to only radix-4 in literature. In this paper, we propose the first-ever family of low-area and low-power radix-8 Booth encoded modulo $2^n - 1$ multipliers whose delay can be tuned to match the RNS delay closely. In the proposed multiplier, the hard multiple is generated using small word-length ripple carry adders (RCAs) operating in parallel. The carry out bits from the adders are not propagated but treated as partial product bits to be accumulated in the CSA tree. The effect of the RCA word length, k on the time complexities of each constituent component of the multiplier is analyzed qualitatively and the multiplier delay is shown to be almost linearly dependent on the RCA word-length. Consequently, the delay of the modulo $2^n - 1$ multiplier can be directly controlled by the word-length of the RCAs to equal the delay of the critical modulo multiplier of the RNS. By means of modulo $2^n - 1$ arithmetic properties, we show that the compensation constant that negates the effect of the bias introduced in this process can be pre-computed and implemented by direct hardwiring with no delay overhead for all feasible combinations of n and k. It is shown that the proposed multiplier lowers the area and power dissipation of the radix-4 Booth encoded modulo $2^n - 1$ multiplier under the delay constraints derived from various high dynamic range RNS multipliers.

The paper is organized as follows. Section II describes the radix-8 Booth encoding algorithm for modulo multiplication. Proposed radix-8 booth encoded modulo multiplier design is described in Section III. In Section IV Proposed adder structure, In Section V. simulation results, paper is concluded in Section VI and Followed by Acknowledgment and references.

II. RADIX-8 BOOTH ENCODED MODULO MULTIPLICATION ALGORITHM

Booth multiplication is a technique that allows for smaller, faster multiplication circuits, by recoding the numbers that are multiplied. It is the standard technique used in chip design, and provides significant improvements over the "long multiplication" technique. Recoding of binary numbers was first hinted at by Booth four decades ago. Mac orley proposed a modification of Booth's algorithm a decade after. The modified Booth's algorithm (radix-4 recoding) starts by appending a zero to the right of x0 (multiplier LSB). Triplets are taken beginning at position x-1 and continuing to the MSB with one bit overlapping between adjacent triplets. If the number of bits in X (excluding x-1) is odd, the sign (MSB) is extended one position to ensure that the last triplet contains 3 bits. In every step we will get a signed digit that will multiply the multiplicand to generate a partial product entering the Wallace reduction tree. The radix-8 Booth encoding reduces the number of partial products to which is more aggressive than the radix-4 Booth encoding. However, in the radix-8 Booth encoded modulo $2^n - 1$ multiplication, not all modulo-reduced partial products can be generated using the bitwise circular-left-shift operation and bitwise inversion. Particularly, the hard multiple $\lfloor +3X \rfloor_{2^n - 1}$ is to be generated by an n-bit end-around-carry addition of X and 2X. When applying Booth encoding to a k-bit digit, the resulting encoded digit value is in the range $[-2k+2, 2k-2]$. Or radix 8, k=3 and the encoded multiplier digit is in the range increases the complexity of the design

Let $X = \sum_{i=0}^{n-1} x_i \cdot 2^i$ and $Y = \sum_{i=0}^{n-1} y_i \cdot 2^i$ represent the multiplicand and the multiplier of the modulo $2^n - 1$ multiplier, respectively. The radix-8 Booth encoding algorithm can be viewed as a digit set conversion of four consecutive overlapping multiplier bits $y_{3i+2}y_{3i+1}y_{3i}y_{3i-1}$ to a signed digit, $d_i, d_i \in [-4, 4]$ for $i=0, 1, \dots, \lfloor n/3 \rfloor$. The digit set conversion is formally expressed as

$$d_i = y_{3i-1} + y_{3i} + 2y_{3i+1} - 4y_{3i+2}$$

$$\text{Where } Y_{-1} = Y_n = Y_{n+2} = Y_{n+1} = 0$$

As by the modified booth algorithms we notice that

The partial products will not be decreased for radix -2 and where as the partial products will be divided by factor of two in radix_4 .but if we need to reduce the partial products further means you need to go for the radix-8 the general

implementation of radix_8 is differs from our contest because our architecture itself performing the modulo operation .so that, the detailed description towards the proposed method is disused below Radix-8 table summarizes the modulo-reduced multiples of X for all possible values of the radix-8 Booth encoded multiplier digit, d_i , where $CLS(X, J)$ denotes a circular-left-shift of X by j bit positions. Three unique properties of modulo 2^n-1 arithmetic that will be used for simplifying the combinatorial logic circuit of the proposed modulo multiplier design are reviewed here.

Table I
Modulo-Reduced Multiples for the Radix-8 Booth Encoding

d_i	pp _i	$ d_i X _{2^n-1}$
0	000...000	0..0
+1	$x_{n-1-3i} x_{n-2-3i} \dots x_0 x_{n-1} \dots x_{n-3i}$	X
+2	$x_{n-2-3i} x_{n-3-3i} \dots x_0 x_{n-1} \dots x_{n-1-3i}$	$CLS(x, 1)$
+3	+3X	$ +3X _{2^n-1}$
+4	$x_{n-3-3i} x_{n-4-3i} \dots x_0 x_{n-1} \dots x_{n-2-3i}$	$CLS(X, 2)$
-4	$\bar{x}_{n-3-3i} \bar{x}_{n-4-3i} \dots \bar{x}_0 \bar{x}_{n-1} \dots \bar{x}_{n-2-3i}$	$CLS(\bar{x}, 2)$
-3	-3X	$ -3X _{2^n-1}$
-2	$\bar{x}_{n-2-3i} \bar{x}_{n-3-3i} \dots \bar{x}_0 \bar{x}_{n-1} \dots \bar{x}_{n-1-3i}$	$CLS(\bar{x}, 1)$
-1	$\bar{x}_{n-1-3i} \bar{x}_{n-2-3i} \dots \bar{x}_0 \bar{x}_{n-1} \dots \bar{x}_{n-3i}$	\bar{x}
-0	1111...1111	1..1

From the below properties of modulo arithmetic we can notice that hard ware implementation of modulo multiplier can be reduced.

The design architecture reviewed here

- Property 1: The modulo 2^n-1 reduction of $-X$ can be implemented as the -bit one's complementation of the binary word as follows:

$$|-X|_{2^n-1} = 2^n - 1 - X = \bar{X}.$$

- Property 2: For any nonnegative integer, the periodicity of an integer power of two over Modulus can be stated as follows:

$$|2^{n \cdot s + i}|_{2^n-1} = \left| |2^{n \cdot s}|_{2^n-1} \cdot |2^i|_{2^n-1} \right|_{2^n-1} = |2^i|_{2^n-1}.$$

Property 2 ensures that the modulo 2^n-1 reduction of binary exponents can be implemented with no logic cost. As a corollary, the modulo 2^n-1 reduction of the product of a binary word X and an integer power of two, 2^j , is equivalent to $CLS(X, j)$. This property can be formally expressed as Property 3.

- Property 3: For $j < n$

$$|2^j X|_{2^n-1} = \sum_{i=0}^{n-j-1} x_i \cdot 2^{i+j} + \sum_{i=n-j}^{n-1} x_i \cdot 2^{i+j-n} = CLS(X, j).$$

In Table above, the modulo 2^n-1 reduction for $d_i \in \{\pm 1, \pm 2, \pm 3, \pm 4\}$ are replaced by simple bitwise inversion and bitwise circular-left-shift of X using Properties 1 and 3, respectively.



MBA reduces the number of partial products by a factor of two, without requiring a pre-adder to produce the partial products. In general, there will be $\lceil n+2/2 \rceil$ partial products where 'n' is the operand length. Here, it reduces the number of partial products by half but requires a carry propagate add to produce the "3M" multiplier, before the partial products are generated. The implementation of radix-8 partial products is two types Soft multiple and hard multiple, soft multiple can be generated by simple bitwise inversion and bitwise circular-left-shift. For redundant 2 we performing CLS by one position as well as for 4 performing CLS by two positions as we discussed in above properties, for redundant '0' partial product will '0', for '1' same multiplicand number will present. Where as we can't generate hard multiple i.e. 3, 5, 7...etc using CLS or Any other shifting operations. So we need to design 3X in two ways i.e., $2X+X$ or $4X-X$ if we design 3X using $4X-X$ hardware circuitry will increase, another way to implement is $2X+X$. Hence the hardware circuit will decrease compare to $4X-X$.




Fig 1: Generation of $|3X|_{2^n-1}$ using two-bit RCAs.

The above technique for computation involves two-bit carry-propagate additions in series such that the carry propagation length is twice the operand length. In the worst case, the late arrival of the carry may considerably delay all subsequent stages of the modulo multiplier. Hence, this approach for hard multiple generation can no longer categorically ensure that the multiplication in the modulo channel still falls in the noncritical path of a RNS multiplier. In what follows, we propose a family of low-power and low-area modulo multipliers based on the radix-8 Booth encoding, which allows for an adaptive control of the delay to match the delay of the critical modulo channel of a RNS multiplier.

III. PROPOSED RADIX-8 BOOTH ENCODED MODULO MULTIPLIER DESIGN

Generation of Partially-Redundant Hard Multiple Let and be added by a group of bit RCAs such that there is no carry propagation between the adders. Fig. 2 shows this addition for and, The idea is to form the 3M multiple in a partially redundant form by using a series of small length adders with no carry propagation between the adders. This causes fast generation of 3X operation with require for specified application and area and power will reduced dramatically with our proposed adder structure




Fig 2: Generation of Proposed $|3X|_{2^n-1}$



0	0	0	1	0	0	0	1	$B+0$
		0				0		
X_7	X_6	X_5	\bar{X}_4	X_3	X_2	X_1	\bar{X}_0	$B+X$
		X_4				X_0		
X_6	X_5	X_4	\bar{X}_3	X_2	X_1	X_0	\bar{X}_7	$B+2X$
		X_3				X_7		
X_5	X_4	X_3	\bar{X}_2	X_1	X_0	X_7	\bar{X}_6	$B+4X$
		X_2				X_6		

Fig 3: Generation of partially-redundant simple multiples

X	X_7	X_6	X_5	X_4	X_3	X_2	X_1	X_0
						d_2	d_1	d_0
	pp_{07}	pp_{06}	pp_{05}	pp_{04}	pp_{03}	pp_{02}	pp_{01}	pp_{00}
			q_{01}				q_{00}	
	pp_{17}	pp_{16}	pp_{15}	pp_{14}	pp_{13}	pp_{12}	pp_{11}	pp_{10}
				q_{10}				q_{11}
	pp_{27}	pp_{26}	pp_{25}	pp_{24}	pp_{23}	pp_{22}	pp_{21}	pp_{20}
	q_{20}				q_{21}			
	0	0	1	0	0	0	1	0

Fig 4: Modulo-reduced partial products and CC for $|X.Y|_{2^n-1}$

From the above we can notice that after generation of partial products along with the intermediate carry generation with number that to be added to the addition process in order to archive the modulo 2^n-1 multiplication, our architecture basic elements are both encoder, both selector adder CSA adder and the parallel prefix adder are used for addition




Fig 5: Modulo (2^n-1) multiplier architecture

Our proposed technique should perform multiplication for both hard multiple and soft multiple we can't predict whether the soft multiple or hard multiple our proposed technique should perform hard multiple and soft multiple multiplication depends upon requirements.

Radix-8 Booth encoded modulo 2^n-1 multiplication with partially –redundant partial products



The above architecture consists of booth selector (BS) and booth encoder (BE). These two are the important elements of our architecture, the functionality of booth encoder is to select the partial redundant bit for given multiplicand grouping it will generate SEL X, SEL 2X, SEL 3X, SEL4X and sign depends on given input group that will be fed to the input of booth selector. Along with the booth encoder inputs booth selector consists of X, 2X, 3X, 4X as inputs depends upon condition any one of output will be gives as input to the XOR gate. Generally XOR gate deals with complement generation based on sign give by the booth encoder




Fig 6: (a) Booth encoder

(b) Booth selector




Fig 7: Modulo-reduced partial product generation

IV. PROPOSED ADDER STRUCTURE

After generation of partial products we need to add the partial products, intermediate carry terms and constant number in order to achieve the modulo 2^n-1 multiplication For that we are adding with CSA and parallel prefix adder Structure were used in our proposed architecture .detailed description towards the adder structure will described.




Fig 8:8-bit parallel-prefix structure

A parallel prefix adder can be seen as a 3-stage process namely Pre-computation, Prefix and Post-computation:

Pre-computation:

In pre-computation stage, each bit computes its carry generate (g)/propagate (p) signals and a temporary sum as below. These two signals are said to describe how the Carry-out signal will be handled.

Prefix:

In the prefix stage, the group carry generate/propagate signals are computed to form the carry chain and provide the carry-in for the adder below. Various signal graphs/architectures can be used to calculate the carry-outs for the final sum. A few of them are as follows.

Post-computation:

In the post-computation stage, the sum and carry-out are finally produced. The carry-out can be omitted if only a sum needs to be produced.

V. SIMULATION RESULTS



Fig 9: Simulation Results (8-Bit)




Fig 10: Simulation Results (16-Bit)

V. CONCLUSION

In conclusion, a new approach for multiplication modulo $(2^n - 1)$ is proposed. Similar to the binary multiplier, the generation of the partial products is accomplished by Radix-8 modified booth algorithm. The CSA tree is applied to reduce the speed for compression of column size from N to two. To completely utilize the unequal delay of a full adder, an algorithm for delay optimization of the CSA tree is developed, The resultant propagated carry and sum from CSA adder is fed to parallel prefix adder to achieve modulo multiplier output. The proposed approach of 16-bit modulo multiplier exhibits superior performance, in terms of either speed of hardware requirement, in comparison with a recent



counterpart for the same purpose. In addition, the proposed multiplier modulo $(2^n - 1)$ shows an extremely regular structure and is very suitable for VLSI implementation.

Future Work:

Montgomery modular multiplication algorithm is a well-known method that is employed in efficient modular multiplication architectures and therefore is widely used in GF (p) elliptic curve applications.

The complexity of Montgomery multiplier makes the testing process a big challenge. A methodology for developing testing modules is introduced in. Including a self-testing block in the multiplier's system will be beneficial and will reduce the time and effort for testing. A self-testing block will perform Montgomery multiplication of hardwired numbers and compare the result with predefined values. A flag bit can be used to indicate an error.

Power dissipation study of the design is also needed in the context of power differential attack. This type of attack on a cryptographic system tries to deduce parameters of the system by observing system's power dissipation. This study would be applicable to show the adequacy of this design approach to hw-power devices, such as portable computers.

More study need to be done to see the effect of applying re-timing technique to radix-2 design, and how the re-timing will affect the performance of the design. Some investigations need to be done to show how the radix-4 design presented in this text can be extended to cover the unified architecture as presented in. The integration of multiplication and exponentiation can be included as part of a hardware co-processor.

REFERENCES

- [1] R. Rivest, A. Shamir, and L. Adleman, "A method for obtaining digital signatures and public key cryptosystems," *Commun. ACM*, vol. 21, no.2, pp. 120–126, Feb. 1978.
- [2] V. Miller, "Use of elliptic curves in cryptography," in *Proc. Advances in Cryptology-CRYPTO'85, Lecture Notes in Computer Science*, 1986, vol. 218, pp. 417–426.
- [3] N. Koblitz, "Elliptic curve cryptosystems," *Mathemat.ofComput.*, vol.48, no. 177, pp. 203–209, Jan. 1987.
- [4] National Institute of Standards and Technology [Online]. Available: http://csrc.nist.gov/publications/Pubs_SPs.html
- [5] A.K.Lenstra and E. R. Verheul, "Selecting cryptographic key sizes," *J. Cryptol.*, vol. 14, no. 4, pp. 255–293, Aug. 2001.
- [5] C. McIvor, M. McLoone, and J. V. McCanny, "Modified Montgomery modular multiplication and RSA exponentiation techniques," *IEEProc. Comput.and Dig.Techniq.*, vol. 151, no. 6, pp. 402–408, Nov. 2004.
- [6] C. McIvor, M. McLoone, and J. V. McCanny, "Hardware elliptic curve cryptographic processors over GF (p)," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 9, pp. 1946–1957, Sep. 2006.
- [7] J. C. Bajard and L. Imbert, "A full RNS implementation of RSA," *IEEE Trans. Comput. – Brief Contributions*, vol. 53, no. 6, pp. 769–774, Jun.2004
- [8] H.Nozaki, M.Motoyama, A.Shimbo, and S.Kawamura, "Implementation of RSA algorithm based on RNS Montgomery multiplication," *Proc. France, May 2001*, pp.364-376.
- [9] T.Stourait's and V.paliouras, "considering the alternatives low power design," *EEE circuit Devices Mag.*, Vol17, no. pp.22-29.
- [10] S.Pontarelli, G.C.Cardarilli, M.Re. and A.Salsano, "Totally fault tolerant RNS based FIR filter," in *proc.14th IEEE int.on-line testing symp.*, Rhodes, Greece, jun2008, pp.192-194.

BIOGRAPHY



Supriya Sarkar was born in Tripura, India. He received the B.E degree from SRTMU, Nanded, Maharashtra, India in 2006, he has six year teaching experience, presently pursuing his M.Tech from Rajib Gandhi Proudhyogiki Vishwavidyalaya, Bhopal, India. His research interests include VLSI and embedded systems.



Dilip.g was born in A.P, India. He received the M Tech from JNTU, Hyderabad. Presently he is working as a vlsi design engineer.



Sanghita Deb was born in Tripura, India. She is a BE Student of Dr.Babasaheb Ambedkar Marathwada University, Aurangabad, Maharashtra, India.