

Implementation of Modified Reference PWM for Reducing the Harmonics in Inverters by using Matlab/Simulink

G.Sudha Rani¹, Rasool Ahemmed. SK², N.Lavanya³

M.Tech Student, Dept. of EEE, KL University, Vaddeswaram, Guntur District, India¹ Assistant Professor, Dept. of EEE, K L University, Vaddeswaram, Guntur District, India² Research Scholar, Dept. of EEE, K L University, Vaddeswaram, Guntur District, India³

ABSTRACT: This paper attempts to analyse the dominant harmonics present in sinusoidal PWM inverter output with AC source . A new technique for reducing this harmonics in PWM inverter output by modifying the reference waveform is proposed, by using MATLAB simulations.

Keywords: Inverter, Sinusoidal-PWM, Modified Reference, Harmonic Reduction, Ripple, Fast Fourier Transform.

I. INTRODUCTION

The objective of the dc/ac inverter is to produce a sinusoidal ac voltage with controllable magnitude and frequency. Inverters are widely used in many applications such as in the UPS and ac motor drives. There are many types of inverters. The pulse-width-modulated (PWM) inverter[1] is the most favoured one for industrial applications. The control schemes of PWM inverters are broadly classified as programmed PWM inverters and sinusoidal PWM inverters. The sinusoidal PWM method is very popular in many applications.

One of the major issues with PWM is the presence of harmonics. The higher order harmonics around the carrier frequency are relatively easier to filter out, but the lower order harmonics smaller in magnitude and cause problems in certain applications for the PWM inverters. To reduce these lower order harmonics a variety of techniques have been proposed. Sinusoidal pulse width modulation (SPWM) technique is used to generate gate pulses. SPWM technique is widely used in industries.

SPWM is a very simple technique for harmonic reduction. In this technique pulse magnitude will be constant and only pulse time (width) can be changed.[2] In this pure sine wave is compared with carrier (triangular) wave and producing gate pulses. Sine wave has fundamental frequency and carrier wave can be taken more than fundamental frequency.

Advantages of SPWM:

1. The output voltage control is easier with PWM than other schemes and can be achieved without any additional components.

2. The lower order harmonics are either minimized or eliminated altogether.

3. The filtering requirements are minimized as lower order harmonics are eliminated and higher order harmonics are easier to filter out.

4.It has very low power consumption.

II. TEST SYSTEM

Basically, a full-bridge single-phase inverter is known as H-bridge inverter as shown in Figure 1. The full bridge inverter can provide either Bipolar or Unipolar output voltage switching. The Unipolar inverter is optimum for harmonic elimination more than Bipolar inverter. The H-Bridge inverter circuit consists of four main switches and four freewheeling diodes.[3] According to four-switch combination, three output voltage levels, $+V_{dc}$, $-V_{dc}$ and 0 can be synthesized for the voltage across V_{ab} in Figure 2.






Fig. 1: H-Bridge Inverter

The various parameters used for studies done in this paper are listed in Table I.

Table I

TEST SYSTEM PARAMETERS

Parameter	Symbol	value	Unit
DC link voltage	V _{dc}	800	V
Modulating frequency	f _m	50	Hz
Carrier frequency	f _c	4000	Hz
Modulation index	m	0.8	-

The inverter output voltage is as shown in Figure 2. The output voltage has fundamental and some harmonics superimposed due to switching. Figure 3 shows the harmonic content of V_{ab} by using FFT analysis.






Fig. 2: PWM Inverter Output Voltage





Fig. 3: Harmonic spectrum of PWM Inverter output voltage

The ratio of f_c to f_m affects the output voltage harmonic content of the PWM inverter. The effect of this ratio is practically seen only when this ratio is small. A sufficiently high ratio, i.e., $\frac{f_c}{f_m} > 9$, than the effect of this ratio on harmonics is negligible.



III. CIRCUIT TOPOLOGY

Fig 4 shows the circuit configuration of a basic single phase inverter referred to as the H- Bridge. The H- Bridge inverter consists of 4 IGBT switches as shown .





IV. CONTROL SCHEME

According to the elimination of harmonics a control scheme is proposed for modifying reference sine wave to the inverter. Figure 5 shows the block diagram model of the scheme for n^{th} and $(n+2)^{th}$ harmonics elimination at a time i.e., 3^{rd} and 5^{th} harmonics or 5^{th} and 7^{th} harmonics and so on will be eliminated at a time.




Fig 5: Control scheme for Modified Reference Technique



The output voltage of the inverter V_{ab} istaken as α – component and is delayed by 90° to get the β – component. A phase locked loop is applied to the reference sine wave to get the angle information n θ and (n+2) θ , where n is the harmonic order to be eliminated. The transform shown in Eq. 1 converts the $\alpha - \beta$ to $d_e - q_e$ quantities whereby the harmonic of interest becomes DC quantities.

$$V_{de} = V_{\alpha} \times \sin(n\theta) - V_{\beta} \times \cos(n\theta)$$

 $V_{qe} = V_{\alpha} \times \cos(n\theta) + V_{\beta} \times \sin(n\theta) \quad (1)$

The low pass filters (LPF) having cut off frequency 1 Hz, is applied to extract the DC quantities. After passing through a suitable PI controllers, a reverse transformation as shown in Eq. 2 is done to get the α component of voltage.

 $V_{\alpha} = V_{de} \times \sin(n\theta) + V_{qe} \times \cos(n\theta)(2)$

This signal is subtracted from the reference and compared with the carrier to generate the switching pulses (S_1) . This block diagram shows elimination of two harmonics $(3^{rd} \text{ and } 5^{th})$ at a time. This scheme can be extended to include other harmonics also in a similar fashion.

V. SIMULATION RESULTS

The system shown in Fig 4 was simulated in MATLAB with the control scheme shown in Fig 5. The results for elimination of 3rd and 5th dominant harmonics at a time with FFT analysis are shown in Fig.6 below




Fig 6: FFT Analysis Results for reducing 3rd and 5th harmonics



VI. CONCLUSION

In this paper, the popular sinusoidal PWM technique with a control scheme, which can reduce any two dominant lower order harmonics at a time, is proposed. Since there is no hardware requirement here, the scheme is reliable and economical. Furthermore, by using the multilevel inverters we can improve the THD in future.

VII. ACKNOWLEDGMENT

We take this opportunity to express our deepest gratitudeand appreciation to all those who have helped us directly or indirectly towards the successful completion of this paper.

REFERENCES

[1].MUHAMMAD H. RASHID, "Power Electronics-Circuits, Devices and Applications".

[2].L.UMANAND, "Power Electronics-Essentials and Applications".

[3]. P.S.BHIMBRA, "Power Electronics".

[4]. R.N. RAY, D. Chatterjee and S.K. Goswami, "An application of PSO technique for harmonic elimination in a PWM inverter", Applied Soft Computing Journal, Vol. 9, No. 4, Sept. 2009, pp. 1315-1320.

[5]. D.G.Holmes and T.A.Lippo, "Pulse Width Modulation for Power Converters-Principles and Practice", IEEE press series on power engineering, Wiley Interscience Publication, 2003.

BIOGRAPHY

SUDHARANI.G was born in Rajahmundry, Andhra Pradesh, India on August 23rd 1990. She received B.Tech degree in Electrical and Electronics Engineering from Sasi Institute of Technology and Engineering, T.P.Gudem, affiliated to JNTU University Hyderabad, Andhra Pradesh, India in May 2011. She is currently Pursuing M.Tech in Power Electronics and Drives at K L University, Vaddeswaram, Guntur Dist., India.

RASOOLAHEMMED.SK was born in Nellore, Andhra Pradesh, India on November 20th 1986. He received B.Tech degree in Electrical and Electronics Engineering from Audisankara College of Engineering and Technology, Nellore, affiliated to JNTU University Hyderabad, Andhra Pradesh, India in May 2008 and Masters (M.Tech) in Power Electronics and Drives from K.L.University, Vaddeswaram, Guntur Dist., India in May 2011. He is currently working as Asst. Prof in K L University in Electrical and Electronics Engineering.

LAVANYA.N was bornin Canaranagar, Uppal, Hyderabad, Andhra Pradesh, India January 27th 1985. She received B.Tech degree in Electrical and Electronics Engineering from Bhoj Reddy Engineering college for women, Saidabad, J.N.T.University, Hyderabad, Andhra Pradesh, India in May 2007 and M.Tech in Power Electronics and Drives G. Narayanamma Institute of Technology and Science, Shaikpet, J.N.T.University, Hyderabad, Andhra Pradesh, India in May 2010. She is currently pursuing Ph.D degree in Electrical Engineering at K L University, Vaddeswaram, Guntur Dist., India.