



ISSN (Print) : 2320 – 3765  
ISSN (Online): 2278 – 8875

## International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An UGC Approved Journal)

Website: [www.ijareeie.com](http://www.ijareeie.com)

Vol. 6, Issue 8, August 2017

# Design and Development of Universal Switch Mode Power Supply

Jagdish<sup>1</sup>, Dr. R.Jayapal<sup>2</sup>

PG Student [Power Electronics], Dept. of EEE, R.V College of Engineering, Bengaluru, Karnataka, India<sup>1</sup>

HOD & Professor, Dept of EEE, R.V College of Engineering, Bengaluru, Karnataka, India<sup>2</sup>

**ABSTRACT:** This paper presents the design and development of an universal switch mode power supply that is operated with either an AC or DC input supply. The fly-back topology is chosen for developing the universal SMPS because it is suitable for low power off-line switching converters and also simpler and versatile. The fly-back converter is operated in continuous conduction mode (CCM). In this project TOP258PG controller integrated chip is used. The main feature of this controller is that it has inbuilt MOSFET. Therefore, the number of components reduces. This leads to the compact size and reduced weight of the converter. The proposed converter delivers output voltage of 12V/2A DC. The converter is operated with fixed switching frequency of 66 kHz.

**KEYWORDS:** Fly-back Converter Continuous conduction mode, Universal SMPS, Window Utilization Factor.

### I. INTRODUCTION

Power supplies are used widely for most of the real time applications. They are categorized as linear and switched mode power supplies [1]. In the linear power supply switch is operated in linear region of switch, so in linear region losses are high [2][3]. The SMPS having electronic switch that operates in saturation and cut-off region. Hence the losses are reduced and efficiency is high [4][5]. SMPS are categorized into two types – Isolated and non-isolated topologies. The main difference between the two is that, in isolated power supply, the output power stage is isolated from input by means of isolating transformer or isolators. In non-isolated power supply, the switching transients are injected from load to the input and control circuit. Isolated topologies enable the converter to operate at different reference potentials. SMPS are efficient, highly reliable and can bear varying environmental conditions. This noticeable feature coupled with the advent of modern power electronic converters has enabled the use of SMPS in fields of Telecom, Military and Aerospace domains [6].

This paper proposes the use of current mode controlled single output flyback converter. The shunt regulator is used at the output to achieve better line and regulation of the output 12V/2A is achieved by using LM431 shunt regulator IC [7]. The protection circuit such as over current protection (OCP) and Short Circuit protection (SCP), Over Voltage Protection (OVP) and Under Voltage Protection (UVP) Circuits have also been provided by the controller IC TOP258PG [8].

Lossless snubber circuit has been integrated in order to reduce the stress on the switching devices during off time [9].

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An UGC Approved Journal)

Website: [www.ijareeie.com](http://www.ijareeie.com)

Vol. 6, Issue 8, August 2017

## II. OPERATION AND DESIGN PROCEDURE

### A. Block Diagram

The block diagram of the proposed system is as shown in the Fig.1. This consists of following block.




Fig.1. Block diagram representation

The AC input supply voltage varying in the range of 85-265V with frequency 50Hz or DC input supply is applied to the input filter and nominal voltage is 240V.

### B. Working principle

The operation is similar to the typical flyback topology as shown in the Fig.2. It consists the fast switching device (MOSFET), fly-back transformer. The primary winding of this transformer is connected in series with the switch and secondary winding connected to the output filter and load. Practically, due to the presence of finite magnetization and leakage inductance, the losses occur in the transformer. The losses also occur in the switch and the output diode, these losses tend to reduce the overall efficiency of the converter. The use of clamper circuit across the MOSFET switch is significantly improves the performance of the converter[1][2].




Fig 2. Basic fly-back converter topology

Initially, MOSFET is in off state. Once the rectified high DC voltage is applied during start up to the drain pin of the controller IC, the control pin capacitor is gets charged over by the switched high voltage current source that is connected internally between the control pin and drain pin of the IC. The peak current through the drain and the switching frequency increases gradually from the value of initial low to the maximum drain peak current and this is done by the soft start circuit at the full frequency over the period of 17ms. The external feedback has to be fed into the control pin at the end of a soft start as shown in the Fig.3. If the external feedback or supply current is not feed, the current source of high voltage is turned off and the control pin starts discharging, this takes place in the response to the current drawn by the control circuitry. The design of the power supply has to be done properly. If fault conditions like open or shorted output does not exists, then the feedback loop is closed and provides the external control pin current,



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An UGC Approved Journal)

Website: [www.ijareeie.com](http://www.ijareeie.com)

Vol. 6, Issue 8, August 2017

this takes place before the control pin voltage can discharge to the threshold voltage of lower value of around 4.8V. Once, the control pin charges to the voltage value of a shunt regulator of 5.8V due to externally feeding current, the current in excess of the consumption of a chip is shunted to source by the NMOS current mirror. The duty cycle of the power MOSFET is controlled by the output current of the NMOS current mirror to provide the closed loop regulation [8]. Thus by this closed loop regulation, a constant voltage is obtained at the output.

## C. Converter Specification

- Input Voltage: 85V to 265V AC or 75V to 375V DC
- Switching frequency: 66kHz
- Power output: 24W
- Output voltage and current: 12V/2A DC
- Efficiency:  $\geq 80\%$
- Line and load regulation:  $\leq 1\%$
- Ripple and Noise:  $\leq 1\%$  of output voltage

## D. Design Procedure

The work presented includes the design of fly back transformer, input filters. The selection of rectifying diodes and output capacitors also play an important part in the converter design. Design of fly back transformer, selection of Controller IC and selection of output diode are explained in the following sections D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> [7]-[8].

### D<sub>1</sub>. Flyback transformer design

In this proposed work, ferrite core is selected. The area product ( $A_p$ ) is obtained by equation (1) [10]-[12].

$$A_p = \frac{P_o \left( \frac{1}{\eta} \left( \sqrt{\frac{4D}{3}} + \sqrt{\frac{4(1-D)}{3}} \right) \right)}{K_w * J * \Delta B * f_{sw}} \quad (1)$$

Where

$K_w$  = window utilization factor = 0.4

$J$  = current density = 4 A/mm<sup>2</sup>

$B_m = \Delta B$  = flux density of the core = 0.2 Tesla

$f_{sw}$  = switching frequency

The maximum duty cycle is 65%. The primary and secondary rms current is given by equation (2),(3) and the turns ratio (Tratio) is obtained by equation (4)

$$I_{PRMS} = I_p * \sqrt{D_{max} \left( \frac{K_p^2}{3} - K_p + 1 \right)} \quad (2)$$

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An UGC Approved Journal)

Website: [www.ijareeie.com](http://www.ijareeie.com)

Vol. 6, Issue 8, August 2017




Fig.3. Schematic diagram of Proposed Converter

$$I_{SRMS} = I_{sp} * \sqrt{(1-D_{max}) \left( \frac{K_p^2}{3} - K_p + 1 \right)} \quad (3)$$

$$T_{ratio} = \frac{N_p}{N_s} = \frac{V_{OR}}{(V_0 + V_D)} \quad (4)$$

Depending on the area product, selected core is EF25 which has the following specifications [11][12][13], Area Product ( $A_p$ ) 3202 mm<sup>4</sup>, Cross sectional area ( $A_c$ ) 52.50 mm<sup>2</sup>, Window area ( $A_w$ ) 61.00 mm<sup>2</sup>, Core volume ( $V_e$ ) 3020 mm<sup>3</sup>, Core gap: 0.55mm.

### D<sub>2</sub>. Selection of Controller IC

The controller IC is selected based on current, voltage and temperature ratings required for the particular application. The functional block diagram of a controller IC is as shown in the Fig.4. In this proposed work, TOP258PG controller IC is used. TOP258PG is an integrated SMPS chip [8].




Fig.4. Functional block diagram of controller IC

### D<sub>3</sub>. Selection of output diode

The selection of output diode or output rectifier is governed by the output voltage. The maximum voltage across the diode is 24V and maximum current is 2A. Hence by considering the factor of safety, UG4D of 140V (Maximum RMS voltage),  $V_f=0.95V$  and  $I_f=4A$  (Maximum average forward rectified current) rating is selected [14][15]



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An UGC Approved Journal)

Website: [www.ijareeie.com](http://www.ijareeie.com)

Vol. 6, Issue 8, August 2017

- Power loss in output diode is

$$P_D = V_f * I_{out} \quad (5)$$

$$P_D = 0.95 * 2 = 1.9W = 0.95 * 2 = 1.9W$$

### III. Experimental setup and Results

#### A. Experimental setup

The input supply voltage is varied from 85V-265V AC/DC. The experimental setup for the proposed work is as shown in the Fig.5 (a),(b) for both AC and DC input voltage, and the output voltage maintained constant at 12V/2A.



Fig.5 (a) Test setup of the proposed converter with AC input voltage, (b) DC input Voltage

#### B. Experimental Results

##### B1. Efficiency results

The converter is operated at 66 kHz from 85V to 265V input range and the output voltage is measured. Table 1 tabulates the efficiency at different input voltage at full load.

TABLE 1. EFFICIENCY AT FULL LOAD

SI	Input			Output			
	Voltage	Current	Power	Voltage	Current	Power	$\eta$
1	85	0.365	31.02	12.14	2.01	24.4	78.65
2	100	0.300	30	12.14	2.01	24.84	81.33
3	150	0.193	28.95	12.36	2.01	24.98	85.60
4	200	0.138	27.60	12.37	2.02	24.98	90.50
5	265	0.108	28.62	12.49	2.02	25.22	88.15

The efficiency of converter tabulated in the TABLE 1 at full load matches with the required specification.

##### B2. Line and Load Regulation

The line and load regulation are calculated using the Eq.6 and Eq.7 and both should be within the specification limit of  $\pm 1\%$  as tabulated in the Table 2 for AC input and Table 3 for DC input.

$$\% \text{Load Regulation} = \frac{V_{\text{Min\_Load}} - V_{\text{Max\_Load}}}{V_{\text{Nom\_Load}}} * 100 \quad (6)$$

$$\% \text{Line Regulation} = \frac{V_{\text{In\_Min}} - V_{\text{In\_Max}}}{V_{\text{In\_Nom}}} * 100 \quad (7)$$



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An UGC Approved Journal)

Website: [www.ijareeie.com](http://www.ijareeie.com)

Vol. 6, Issue 8, August 2017

TABLE 2.LINE AND LOAD REGULATION AT DIFFERENT LOAD FOR AC INPUT

SI	Input Voltage	Output Voltage half load(50%)	Output Voltage Full load (100%)	Load Regulation (%)
1	85	12.37	12.35	0.161
2	100	12.38	12.34	0.323
3	150	12.57	12.57	0
4	200	12.58	12.57	0.079
5	265	12.49	12.47	0.1602
Line regulation		-0.96	-0.96	-

TABLE 3. LINE AND LOAD REGULATION AT DIFFERENT LOAD FOR DC INPUT

SI	Input Voltage	Output Voltage half load (50%)	Output Voltage Full load (100%)	Load Regulation (%)
1	85	12.37	12.37	0.0
2	100	12.25	12.23	0.163
3	150	12.37	12.37	0
4	200	12.40	12.37	0.242
5	265	12.49	12.47	0.160
Line regulation		-0.965	-0.805	-

The load and line regulations tabulated in TABLE 2 and TABLE 3 for different input voltage supply ranging from 85V to 265V and from the this results, it is noticed that the load and line regulation are within the specification limit of  $\pm 1\%$ .

### C. Observed Waveforms

In this section output voltage waveforms captured are presented as follows:

#### C1. Output voltage wave forms

The output voltage waveform are observed at different input AC or DC supply voltages and is found to be 12V at full load of 2A. The output voltage of 12V at minimum input supply voltage being AC or DC of 85V is as shown in the Fig.6 (a) and it is same as the required specification.




Fig.6 (a) Output voltage waveform at minimum input voltage

Similarly, the output voltage at maximum input supply voltage of 265V as shown in the Fig.6 (b) deviates slightly from the actual required voltage of 12V, but the voltage regulation lies within the required specification of  $\pm 1\%$ .



ISSN (Print) : 2320 – 3765  
ISSN (Online): 2278 – 8875

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An UGC Approved Journal)

Website: [www.ijareeie.com](http://www.ijareeie.com)

Vol. 6, Issue 8, August 2017




Fig.6 (b).Output voltage waveform at maximum input voltage

## IV. CONCLUSION

The current mode controlled fly-back converter with fixed frequency having output voltage and current 12V/2A DC is designed and developed. Results are verified with the prototype hardware model having an output 12/2A. Protection is provided internally by a controller IC TOP258PG. Converter module is designed to meet up the power supply requirement for relay operation.

## REFERENCES

- [1] A.I. Pressman, "Switching Power Supply Design", McGraw Hill, 1991.73.
- [2] Daniel Hart, "Power Electronics", McGraw Hill, 2011
- [3] Qiang Wu, Zhangming Zhu "An Adaptive High-precision OCP Control Scheme for Flyback AC/DC Converters".IEEE Trans.Power Electron.,vol.32,no.2, pp. 8969 – 8973,04 May 2017.
- [4] Qiang Wu, Zhangming Zhu "A Versatile OCP Control Scheme for Discontinuous Conduction Mode Flyback AC/DC converters",IEEETrans.Ind.Electron.,vol.64,pp.6443-6452,14 March 2017.
- [5] B.V Adarsh, LathaShenoy "Flyback topology based Power Amplifier for PV system Applications" 2016 International Conference on Computation of Power, Energy Information and Communications(ICCP EIC),Chennai, Tamil Nadu, India, 01 September 2016.
- [6] Kanthimathi, R., and J. Kamala. "Analysis of different flyback Converter topologies", 2015International Conference on Industrial Instrumentation and Control (ICIC), Chennai, Tamilnadu, India, pp 1248 – 1252, 28-30 May 2015.
- [7] Application note TOP258PG from Power integration.
- [8] Data sheet TOP258PG, PC817A, LM431.
- [9] AlenkaHren, Member, JozeKorelic, and MiroMilanovic, "RC-RCD Clamp Circuit for Ringing Losses Reduction in a Flyback Converter", IEEE Transactions on Circuits and Systems—II: Express Briefs, vol. 53, no. 5, pp. 369-373, May 2006.
- [10] T. Kitagawa and T. Mitsui, "Ferrite core for switching regulator", IEEE Translation Journal on Magnetism in Japan, vol. TJMJ-1, no. 6, pp. 665-663, Sep 1985.
- [11] Umanand L. and Bhatt S R, "Design of Magnetic Components for Switched Mode Power Converters", Wiley Eastern Publication, 2009.
- [12] NasrudinAbd. Rahim and Ahmad Maliki Omar, "Ferrite Core Analysis for DC-DC Flyback Converter", TENCON, Kuala Lumpur, vol. 3, pp. 290-294, 24-27 Sep 2000.
- [13] Zhang. X, Liu. H, and Xu. D, "Analysis and design of the flyback transformer", 29th Annual Conference IEEE on Industrial Electronics Society ( IECON), vol. 1, pp. 715-719, 2-6 Nov. 2003.
- [14] Jiaxin Chen, Jianguo Zhu, and YouguangGuo "Calculation of Power Loss in Output Diode of a Flyback Switching DC-DC Converter", 5th CES/IEEE International Power Electronics and Motion Control Conference (IPEMC), Shanghai, vol. 6, pp. 1-5, 14-16 Aug 2006.
- [15] Halder, T., "Study of rectifier diode loss model of the Flyback converter", IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), Bengaluru, pp. 1-6, 16-19 Dec 2012.