High Speed 16 Bit Digital Multiplier Architecture Using Urdhwa Tiryakbhyam and Compressors

V. B. Baru¹, Deepak Kurmi²

¹Associate Professor, Dept. of E&TC, Sinhgad College of Engineering, Pune, Maharashtra, India
²PG Student [Electronics], Dept. of E&TC, Sinhgad College of Engineering, Pune, Maharashtra, India

ABSTRACT: With the growing technology in field of Communication and VLSI a very high speed processing power and low area is required. Multiplier unit is the central part of digital signal processor as well as general purpose processors that substantially decide the performance of the same. Due to this a high speed multiplier architecture become the need of the day. This paper introduce the 16 bit high speed digital multiplier architecture based on ancient Vedic mathematics. For further increasing the speed of multiplication, addition of partial products generated by multiplication has been implemented by 4:2 and 7:2 compressor. Upon comparison the compressor based Vedic multiplier is 1.5 times faster than normal Vedic multiplier and almost 2 times faster than conventional multiplier. The architecture has been implemented using Verilog language and the tool used for simulation is Xilinx ISE 14.2.

KEYWORDS: FPGA, Multiplier, VLSI, Vedic Mathematics, 4:2 compressor, 7:2 compressor

I. INTRODUCTION

Various arithmetic operations such as multiplication addition, subtraction are important part of digital circuit to speed up the computation speed of processor. However the speed of processor greatly depends on multiplier unit of the processor. This in turn increase the demand of high speed multiplier architecture in ALU and in various digital signal processors. Several new multiplier architecture have been introduced over the past few decades. Booth’s multiplier [7] and modified booth’s [12] multiplier are very popular in modern VLSI design but they have their own set of disadvantages. In these multiplier before arriving the final answer several intermediate steps are required that slows the speed of processor. These intermediate steps includes several shifting operations, comparison and subtraction which reduce the speed of processor exponentially as the number of bits present in multiplier and multiplicand increases. Since Speed is major concern in developing processors now a days, so new architecture have to be introduced which are faster than above mentioned multiplier.

To address the above mentioned disadvantage of conventional multiplier booth’s multiplier and modified booth’s multiplier a new architecture based on Vedic mathematics is explored. Vedic mathematics is ancient system of mathematics that was reintroduced by Bharati Krishna Tirthaji Maharaj [3]. “Vedic mathematics” was the name given by him. Bharati Krishna who was the scholar of Sanskrit, mathematics, and philosophy, introduced simple methods to solve complex mathematical problem that are very complex in conventional mathematics. He bifurcated Vedic mathematics into 16 simple sutras and 13 sub sutras. These sutras have been proved very efficient in solving complex problems in a simple way. All Sutras deals with Trigonometry, Algebra, Geometry and has various applications in signal processing, control engineering and in VLSI.

The Vedic mathematics multiplier can generate partial products before the actual product has started because of its Urdhwa Tiryakbhyam method [7]. Vedic mathematics multiplier is the fastest available multiplier. However most of the delay in Vedic mathematics multiplier is due to addition of partial products using half adder, full adder and carry propagation delay. In this paper compressor based method for 8 bit multiplication has been proposed [1]. Compressors are digital circuit that are capable in adding more than three bits simultaneously removing the disadvantage of full adder.
that is capable in adding only three bits at a time [2]. For further increasing the speed of 16 bit multiplier reconfigurable multiplier method [13] has been used in addition to 8 bit compressor based multiplier.

II. VEDIC MATHEMATICS

Vedic mathematics is part of four Vedas. It is part of Sthapatya Veda which is an up Veda of Atharwa Veda. Vedic Mathematics is divided in 16 sutras and 13 up sutras by bhakti Krishna Tirthji Maharaj [3]. These covers the explanation of various parts of mathematics including Geometry, Trigonometry, and Algebra. Among these 16 sutras Urdhwa Tiryakbhyam sutra is very efficient and highly preferred algorithm for multiplication. Urdhwa Tiryabkhyam sutra appears like magic for multiplication but this sutra is purely logical and very simplified method for multiplication which eliminates complex steps of multiplication.

“Urdhwa Tiryakbhyam” sutra is integration of two Sanskrit words Urdhwa and Tiryakbhyam which means “vertically” and “crosswise” respectively [3]. The main advantage of utilizing this algorithm in comparison with other existing multiplication methods, is fact that it requires only AND gate, half adder and full adder to complete multiplication. Also the partial product are generated in parallel that save a lot of time and makes multiplication processes very fast. All sixteen sutras are given below-
1. Ekadhikena Purvena
2. Nikhilam navatascaramam Dasatah
3. Urdhva - tiryagbhyam
4. Paravartya Yojayet
5. Sunyam Samya Samuccaye
6. Anurupye - Sunyamanyat
7. Sankalana - Vyavakalanabhyam
8. Puranaparanabhyam
9. Calana - Kalanabhyam
10. Ekanyunena Purvena
11. Anurupyena
12. Adyamadyenantya - mantyena
13. Yavadunam Tavadunikrtya Varganca Yojayet
14. Antyayor Dasakepi
15. Antyayoreva

III. VEDIC MATHEMATICS MULTIPLIER

This multiplier is based on Urdhwa Tiryakbhyam sutra. Using this method to multiply two binary number “vertically crosswise” multiplication is calculated for individual bits [14].

Let us consider there are two 8 bit binary number X7-X0 and Y7-Y0 where X7, Y7 are MSB and X0, Y0 are LSB. The product of these two 8 bit binary number is 16 bit number that is represented by P15-P0.
Fig. 1. Multiplication using Urdhwa Tiryakbyam sutra [1]

All partial products can be calculated using above mentioned method. The final product P15 – P0 can be calculated using full adder, half adder. The following equation clearly explain the procedure for calculation of final product.

\[ P_0 = X_0Y_0 \]  
\[ P_1 = X_0Y_1 + X_1Y_0 + C_1 \]  
\[ P_2 = X_0Y_0 + X_0Y_2 + X_1Y_1 + C_2 \]  
\[ P_3 = X_0Y_0 + X_0Y_3 + X_2Y_1 + X_1Y_2 + C_3 + C_4 \]  
\[ P_4 = X_0Y_0 + X_0Y_4 + X_1Y_1 + X_2Y_2 + C_5 + C_6 \]  
\[ P_5 = X_0Y_0 + X_0Y_5 + X_1Y_1 + X_2Y_2 + X_3Y_3 + C_7 + C_8 + C_9 \]  
\[ P_6 = X_0Y_0 + X_0Y_6 + X_1Y_1 + X_2Y_2 + X_3Y_3 + X_4Y_4 + C_{10} + C_{11} + C_{12} \]  
\[ P_7 = X_0Y_0 + X_0Y_7 + X_1Y_1 + X_2Y_2 + X_3Y_3 + X_4Y_4 + X_5Y_5 + C_{13} + C_{14} + C_{15} + C_{16} \]  
\[ P_8 = X_1Y_1 + X_1Y_2 + X_2Y_2 + X_3Y_3 + X_4Y_4 + X_5Y_5 + C_{17} + C_{18} + C_{19} + C_{20} \]  
\[ P_9 = X_1Y_1 + X_1Y_3 + X_2Y_2 + X_3Y_4 + X_4Y_5 + C_{21} + C_{22} + C_{23} + C_{24} \]  
\[ P_{10} = X_1Y_1 + X_1Y_6 + X_2Y_2 + X_3Y_3 + X_4Y_4 + X_5Y_5 + C_{25} + C_{26} + C_{27} + C_{28} \]  
\[ P_{11} = X_2Y_2 + X_3Y_3 + X_4Y_4 + X_5Y_5 + X_6Y_6 + C_{29} + C_{30} + C_{31} \]  
\[ P_{12} = X_2Y_2 + X_3Y_3 + X_4Y_4 + C_{32} + C_{33} + C_{34} \]  
\[ P_{13} = X_3Y_3 + X_4Y_4 + C_{35} + C_{36} \]  
\[ P_{14} = X_3Y_3 + C_{37} + C_{38} \]  
\[ P_{15} = X_7Y_7 \]
The carry bits generated during the calculation of final product are represented from $C^{-1}$ to $C^{-38}$. The dots in Fig 1 represent LSB to MSB from right to left respectively. Arrow gives indication for the bits to be multiplied. From equation (1) to (15) it can be seen that number of bits are increasing this require additional number of stages of half adder and full adder that proportionally increases delay for final product.

The 16 bit multiplier can be implemented using $2^n$-bit reconfigurable method that has been given in equation (17). In this method let us consider that $X$ and $Y$ are two 16 bit multiplier and multiplicand respectively and we assume $X$ and $Y$ as $2n$ bit wide binary numbers where value of $n$ is 8. $X_H$, $Y_H$ represents MSB 8 bits of $X$ and $Y$, $X_L$ and $Y_L$ represents LSB 8 bits of $X$ and $Y$ respectively.

$$P = (X_H \cdot Y_H) \cdot 2^n + (X_H \cdot Y_L + X_L \cdot Y_H) \cdot 2^n + X_L \cdot Y_L [13]$$

To overcome disadvantage of Vedic multiplier 4:2 and 7:2 compressor have been proposed [1]. These compressor are able to add 4 bits and 7 bits simultaneously which reduces the number of stage for calculation of final product and multiplier gives better result compared to Vedic multiplier. For further improvement in 16 bit multiplier in addition to compressor reconfigurable multiplier architecture [13] has been used.

IV. COMPRESSOR

Compressor is the logical circuit that is capable in adding more than 3 binary bits. Due to its property to reduce larger number of bits into smaller one it is called compressor. Compressor can replace large number of full adder and half adder.

A. 4:2 COMPRESSOR

4:2 compressor consist of 4 input bits, 3 output bits and it can be implemented with two stages of full adder connected in series as shown in fig 2. 4:2 compressor using full adder has been shown in fig. 2, it has 4 input bits $X_1$-$X_4$ and one carry $C_{in}$. One sum bit $S$ and two carry $C$ and $C_{out}$ are the outputs of 4:2 compressor. $C_{out}$ will be propagated to next 4:2 compressor as carry input bits.

Nevertheless the same 4:2 compressor can be implemented using more efficient method used in [2]. The architecture of this compressor is shown in fig. 3. Fig. 3 clearly shows that all

![Fig. 2. 4:2 compressor using two full adder [2]](image)

It is made up of multiplexer and XOR gate and it can be clearly seen that the critical path of this compressor is less in comparison with full adder based compressor. Let us assume that delay of gate is $t_p$ than full adder based compressor would require $4t_p$ time and due to only 3 gates in series in presented 4:2 compressor the delay will be $t_p$. That clearly show the performance improvement over previous 4:2 compressor.
In fig 3 it has been shown that 4:2 compressor can be implemented using XOR gate and Multiplexer, all 5 bits (one carry and 4 input bits) given to mux and XOR and 3 output bits has been generated. This is very efficient method to implement 4:2 compressor as compared to full adder based compressor method.

B. 7:2 COMPRESSOR ARCHITECTURE

The 7:2 compressor consist of 7 inputs and 2 carries from previous stage. It has 3 outputs consisting one sum and two carries.

7:2 compressor can be implemented using two 4:2 compressor, one half adder and two full adder. This compressor has great improvement over compressor based on only full adder and half adder for adding 9 bits at a time.
Fig. 5 explains the implementation method of 7:2 compressor. It can be clearly seen in fig. 5 two full adder, one half adder and previously explained 4:2 compressor has been used. The implementation of 7:2 compressor has been tested on Xilinx ISE 14.2 and it has been seen that this compressor is 1.05 times faster than the conventional approach.

**V. 16 BIT MULTIPLIER BASED ON URDHWA TRIYAKBHYAM, COMPRESSOR ADDER AND RECONFIGURABLE MULTIPLIER**

This paper proposed the architecture for 16 bit multiplier. First 8 bit multiplier has been implemented using Urdhwa Triyakbhyam sutra as it is known that this is the fast available multiplier but requires a lot of full adder and half adder for addition of partial products that substantially increase the delay for multiplication. It can be known from previous section that compressor adder are much efficient over conventional adder. In proposed design of multiplier compressor (4:2 and 7:2) for addition of more than 3 bits has been used that significantly increased the speed of Vedic multiplier.

For further increase the speed of 16 bit multiplication 8 bit Vedic multiplier and reconfigurable multiplier has been used that is very well organized approach for making low power and high speed multiplication. Addition of this method to Vedic multiplier has shown significant improvement.
Fig. 6. 16 bit Vedic multiplier block

Fig. 6 shows the RTL architecture of 16 bit proposed high speed Vedic multiplier. It has two 16 bit input multiplier and multiplicand, 32 bit output is produced by multiplication.

Fig. 7. 16 bit Vedic multiplier architecture

\[ P = (X_H \cdot Y_H) \cdot 2^8 + (X_L \cdot Y_H + X_H \cdot Y_L) \cdot 2^4 + X_L \cdot Y_L \]

32 bit output
Fig 7 shows the architecture of 16 bit multiplier. 16 bit multiplier and multiplicand have been split into to LSB and MSB 8 bits respectively these 8 bits have been represented by $Y_H$, $X_H$, $Y_L$, $X_L$ where subscript L represents lower and H represents higher 8 bits. The 8 bit multiplication has been done by compressor based 8 bit vedic multiplier. Final product has been calculated by following formula.

$$P = (X_H \times Y_H)2^n + (X_H \times Y_L + X_L \times Y_H)2^n + X_L \times Y_L.$$  

![Fig. 8. Simulation result of 16 bit multiplier](image)

Simulation results have been shown in figure 8. Multiplier presented in this paper is almost 1.5 times faster than conventional Vedic multiplier and 2 times faster than booth’s multiplier.

**VI. RESULTS**

Well liked multiplier such as booth’s multiplier and Vedic multiplier has been synthesized and simulated on Xilinx ISE 14.2. Upon comparison with proposed 16 bit multiplier speed grade table has been created that clearly shows the significance of proposed multiplier.

**TABLE 1 COMPARISON OF VARIOUS MULTIPLIER ARCHITECTURE**

<table>
<thead>
<tr>
<th>ARCHITECTURE</th>
<th>Number of Bits</th>
<th>DELAY (ns)</th>
<th>FREQUENCY (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BOOTH MULTIPLIER</td>
<td>16</td>
<td>65.72</td>
<td>15.21</td>
</tr>
<tr>
<td>VEDIC MULTIPLIER</td>
<td>16</td>
<td>48.506</td>
<td>20.61</td>
</tr>
<tr>
<td>PROPOSED MULTIPLIER</td>
<td>16</td>
<td>30.132</td>
<td>33.18</td>
</tr>
</tbody>
</table>

The speed and frequency of various multiplier architecture such as Booth’s multiplier, Vedic multiplier and proposed multiplier for 16 bit multiplication is given in Table I. Table 1 clearly represents that proposed multiplier is almost 2 times faster than booth’s multiplier and 1.5 times faster than the existing Vedic multiplier.
In this paper a high speed multiplier architecture for 16 bit multiplication has been proposed. This architecture is combination of various researched architecture available for multiplication and addition such as Vedic multiplier, reconfigurable multiplier and compressor. Upon comparison with other existing multiplier it can be concluded that proposed multiplier is best in speed. For future work multiplier can be implemented and tested in ALU to increase the performance of processor.

REFERENCES