



FPGA Based Soft IP Design for Reconfigurable High Resolution DAC

V. V. Patil¹, P.A. Uchagaonkar², Dr. S. A. Shinde³, Dr. R. K. Kamat⁴

Research Student, Dept. of Electronics, Shivaji University, Kolhapur, Maharashtra, India^{1,2}

Assistant Professor, Dept. of Electronics, Shivaji University, Kolhapur, Maharashtra, India³

Professor, Dept. of Electronics, Shivaji University, Kolhapur, Maharashtra, India⁴

ABSTRACT: DAC (Digital to Analog Converter) is the enabling inverse technology of ADC that generates analog output proportionate to given digital input. In most of the control and digital processing system requires the DAC for meddlesome with real world. But most of the digital controlling microprocessor and microcontroller don't have an on chip DAC integrated peripheral architecture. For such implementing system, an external DAC chip is normally used but it decreases the efficiency of system such as power, cost, area. This paper reports on FPGA based Soft IP design for reconfigurable High Resolution DAC using PWM technique. FPGA (Field Programmable Gate Array) have advantage over to the traditional technology of reconfigurability, shorter time to market and non recurring cost and system on chip ability which reduces the board size with increasing efficiency. This designed soft IP core which can be used in parallel with another included FPGA based architectures.

KEYWORDS: Digital-Analog Conversion, Field Programmable Gate Array, Reconfigurable Architectures, Pulse width modulation converters, Mixed Signal Analog Integrator Circuits

I. INTRODUCTION

Since the real world signals are in analog format, there is necessity in most of the electronic system to converting in analog to digital for digital processing and again back it into digital to analog for connecting with real world. The DAC is the Digital to Analog Converter which is one of the kernel functionality in electronics system. Formerly this ADC and DAC have the special function IC interfacing with microcontroller and microprocessor for digitizing real world analog data. But the recent trend has been change to system on chip in which all components like digital, analog, mixed signal integrates into a signal chip. Taking advantage of increasing the efficiency of power, area and cost, it is very suitable for embedded application development. But in most of the microcontroller and microprocessor systems don't have an on chip DAC module. In that case the external DAC module interfaced with implemented system which increases the cost of the system, size of the device and reduces the power efficiency also. [1,2]

The FPGA is the Field Programmable Gate Array are advantage over the technology of reconfigurability, shorter time to market capability and system on chip ability which reduces the cost, board size with increasing efficiency. The FPGAs are widely used in digital signal processing area and for that it often needs the data converters for meddlesome with real world. Looking to the immense importance of it, the high resolution digital to analogue converter (DAC) has implemented on the FPGA paradigm. The PWM technique is one of the famous techniques for implementing the DAC functionality in digital area. This paper focus and reports on FPGA based reconfigurable high resolution DAC design using PWM technique. This designed soft IP can be used as in FPGA based design architectures. It provides high degree of flexibility and reduces cost of system avoiding external circuitry and time to market.[4] At the beginning of the paper recent advances and pertaining prior research work is interpreted in section II.

The rest of the paper illustrates implementation of DAC Soft IP, Section III describes the concept of presented PWM based DAC architecture. Section IV and V focuses on research problem with implementation details related with design. And section VI reveals the results and conclusion of the system.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

II. RELATED WORK

The research work is regarding the rec-configurable audio sigma-delta DAC on the FPGA paradigm for the embedded applications design reported by Ray C. C. Cheung et. al [10]. In this paper, he has explained and designed the 3rd or 5th order sigma delta modulator by allowing varying sampling rate with the programmable interpolator. While this DAC accepts above 16 bit to 24 bit PCM data sample rate at the specific KHz range frequencies which is suitable with in applications of CD, SACD, and DVD audio. [9] Notably design issues are explored by Hugo Cheung et. al[10] is that, at the time of opted the DAC for an different application; the designer have to consider the performance characteristics of the DAC such as its resolution, full scale voltage, output bitstream and average of analog output voltage. Another researcher Puidokas et. al.[12] also report on the structure of 1-bit DAC implementation on FPGA by realizing interpolator and modulator. It improved the dynamic range of noise shaping loop and diminish the need of external analogue filter. Pertaining for this the hardware-software co-design simulation was performed using integrated Matlab simulink package of Xilinx system generator, Xilinx ISE and modelsim. The design of Digital sigma delta modulator is the crucial part of this type of DAC accordingly classified as per the order, configuration of noise shaping and the type of feedback signal. Alternative solution is explained and reported by Patel et. al. [11], on the FPGA based PID controller for dynamic system. To control this system the digital output converted in the real world analog format by driving the DAC with the pulse width modulation technique on FPGA paradigm. Based on this concept we are designed generalised soft IP core of reconfiguration DAC which detail described in the further section.

III. PROPOSED METHODOLOGY AND DISCUSSION

Pulse Width Modulation is the form of digital signal modulation technique with fixed frequency but varying duty cycle. If the duty cycle of the PWM signal is varying with time and the output of signal filter with simply using RC low pass filtering, it generates the analog signal.[1]So using this technique it is possible to design on chip a high resolution reconfigurable DAC which can fills the role. The resolution of the DAC is equivalent to the resolution of the PWM signal. The DAC sample rate is same as duty cycle of PWM. The duty cycle of PWM is shown in fig 1 as,




Fig.1 Duty cycle of PWM

$$D = \frac{T_{ON}}{T_{ON}+T_{OFF}} = \frac{T_{ON}}{T} \quad \text{-----(1)}$$

Where, T_{ON} is on time of PWM
 T_{OFF} is off time of PWM
D is the Duty cycle of PWM

The frequency of PWM is given as,

$$F = \frac{1}{T} \quad \text{-----(2)}$$

Now output voltage of DAC is given by,

$$V_{out} = D * V_{cc} \quad \text{-----(3)}$$

Where D is the Duty Cycle
 V_{cc} is Operating Voltage

As putting equation 1 in eq. 3 as,

$$V_{out} = \frac{T_{ON}}{T_{ON}+T_{OFF}} * V_{cc} \quad \text{-----(4)}$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

So as per eq. (4) shows that output voltage directly proportional to the ON time. This PWM can be implemented as on incrementing timer and other compare registers which changes output on external hardware pin when compare match as shown in fig. 2.




Fig. 2 Architectural view of implemented system.

DAC Resolution is equal to the Timer resolution and is equivalent to the timer width. The digital value which is to be converted into analog value is stored in compare register (CMP Register) which continuously compared with Timer value by respected Comparator. The corresponding pin state is changed by comparator with respect to comparator output. Getting output voltage is filtered with external filtering circuitry which generates analog value to corresponding digital value. For example, for 16 bit DAC implementation, Timer and Compare Register should be 16 bit. Consider here data value which is converted in analog format is 0x4A3D then Compare Register is filled up with 0x4A3D and timer start incrementing from 0x0000. The output pin becomes high when just timer start and still remains high upto timer matches with compare register data value which is 0x4A3D. At this matching point output state is change to zero. This operation repeats for each cycle. This produces PWM with desired Duty Cycle. For one sample to convert from digital to analog takes 1 timer overflows or 1 PWM operating cycle. For 16 bit timer it has count up to 65536 times or 8 bit it has 256 counts.

So resolution in times is given as,

$$Rc = \frac{Tc}{Sc} \text{-----(5)}$$

Where Rc is resolution in counts,

Tc is Timer maximum count

Sc is smallest duty cycle change in count.

Here implemented timer is 16 bit along with 16 bit compare register having 65536 counts which yields 16 bit resolution for DAC. The sample rate of DAC depends on the operating frequency of timer. The designed timer clock set with 50 MHz which is on board clock on Spartan 3E Starter Kit. Timer clocks 65536 clocks for 1 complete overflow/ conversion cycle. In one cycle it generates PWM output pulse. Maximum sampling frequency is given by,

$$S = \frac{50 * 10^6}{65536}$$

$$= 762.94 \text{ Samples/Sec}$$

For 16 bit Resolution we get 762 samples per second. As resolution increases sampling rate decreases. For 8 bit resolution the maximum sample rate can be 195k/sec. The relation between sampling rate and resolution is inversely proportional. As resolution increases the sampling rate decreases. And as sampling rate increases the resolution decreases.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

IV. SCOPE OF RESEARCH

This mixed signal system requires real world analog signal should be converted to digital domain , which normally done ADC and after digital signal processing and decision making the same digital data is converted back to analog domain using DAC, for driving actuators. Use of such external data converters are increases cost power consumption, board size and design complexity. FPGA works with only digital data with reconfigurable blocks requiring external DAC to generate analog signal. Pulse width modulation is one of the techniques which used to generate analog data removing need of DAC in digital domain. PWM techniques can be implemented on traditional hard cored microcontrollers using on chip fabricated peripherals like timers and counters. This implementation on microcontroller have disadvantages like; they should program and realized in software with increasing code size, system complexity with increasing numbers on interrupts and increasing power consumption due to increased wake ups from low power mode. Some time desired resolution and accuracy cannot be obtained due to interrupt latencies and system context switching. As these hard wired devices have fixed size timer width from it generated fixed resolution PWM without providing flexibility to programmer for changing it as per need. Peripheral Timers also limited in numbers with fixed number of channels with limited compare registers for providing output PWM due to fixed resources. These limitations put constraint on maximum implementations of parallel operating DACs. These microcontrollers have hard wired output pins IOs for PWM generation which cannot be changed by programmer, making PCB designing very difficult with increasing complexity. Software implemented DACs has very low sampling rate because of microcontrollers low operating frequency.

On other hand new approaches like FPGA have many advantages over traditional one like reconfigurability, high flexibility, sea of gates along with high operating frequency, with increased computing power. In FPGA implementations, DAC can be designed with reconfigurability functionality having facility to change resolution, sampling rate and numbers of DACs. As everything in FPGA is hardwired and do not have software operating parts, FPGA implementation do not have problems of interrupt latencies, context switching. Due to this benefit Implemented DAC has accurate and precise output PWM. These implemented DACs are IPs working and implemented in hardware with operating in parallel with another applications which reduces system complexity, which rises due to sequential and interdependent programming in traditional software methods. It is very easy to handle and configure these DACs due to just simple parallel interface DATA bus, giving very simple communication way and high simplicity. This is not in case with external DAC chips which have many signals and different communication interfaces like I2C, SPI. FPGA is Sea of gates with reconfiguration capacity, we can implement numbers of parallel operating DACs as per need and requirement, efficiently utilizing on chip resources. FPGA has high flexibility with working with IO pins. IO pins are fully programmable providing programmer flexibility to connect any signal to any desired external IO Pin, reducing PCB design complexity.

V. IMPLEMENTATION AND EXPERIMENTAL RESULTS

The soft IP is designed with keeping aim in mind that it should be easily interfaced with other applications and IPs running on FPGA concurrently. This DAC soft IP is implemented using high level hardware descriptor language Handel C. Handel C is HDL with traditional C syntax with some changes. It has simplicity and benefits of C language, while producing optimized and efficient hardware like traditional HDLs VHDL and Verilog. Handel C provides great simplicity and reliability in describing hardware than other HDLs. Handel C directly provides PIN and clock assignment in Top level entity making IOs selection easy and flexible.

In implementation timer is realized with desired width and it count is continuously and concurrently compared with other compare registers with digital comparators. When data is matched output pin state is changed accordingly. The following code realizes the actual implementation of the DAC.

```
par
{
    Timer0 = Timer0 + 1;
    if(CMP0 == Timer0)
    {
        pwm_out1= ~pwm_out1;
```

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

```

}
if(CMP1 == Timer0)
{
    pwm_out2 = ~pwm_out2;
}
if(CMP2 == Timer0)
{
    pwm_out3 = ~pwm_out3;
}
if(Timer0 ==0)
{
    pwm_out1 = ~pwm_out1;
    pwm_out2 = ~pwm_out2;
    pwm_out3 = ~pwm_out3;
}
}

```

The code inside the par statement executes concurrently generating parallel operating hardware with comparing compare register 0,1,2 simultaneously with Timer and generate PWM, when compare match occurs. Handel C provides many output file formats like VHDL, VERILOG, and EDIF. Here intermediate format EDIF is generated and used for further synthesis, place and route. This EDIF format is intermediate format which is platform and tool independent which can be used with any tool and any platform. EDIF files are synthesized in XILINX ISE ver12.4. After that Bit file is generated and programmed into SPARTEN 3E FPGA and result is tested. Figure 3 shows the implemented and tested system output.



Fig.3 Snapshot of implemented and tested system

The produced output PWM should be filtered through low pass filter to remove high frequency switching content to produce desired analog output. This filtering can be done with simple RC filter. For analog output required minimum filter cutoff frequency is given by;

$$F_c = \frac{\text{Lowest count in PWM}}{\text{Total counts}} F_{clk}$$

Where, F_c = Filter minimum Cutoff Frequency,
 F_{clk} = Operating Clock frequency of timer.

Sparten 3E board and also timer are operates on 50 MHz frequency. The filter cut-off frequency is given as,

$$F_c = \frac{1}{65536} 50 \times 10^6$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

$$F_c = 762 \text{ Hz}$$

For RC low pass filter cut-off frequency is given by,

$$F_c = \frac{1}{2\pi rc}$$

But these simple directly connected RC filters have drawbacks that their output impedance places limitations when interfacing with external circuitry. Also they have very low output driving capability. In many cases simple RC filter is not sufficient for filtering.

To avoid these problems a two-pole active Sallen key low pass filter is implemented. Sallen key has a non-inverting configuration, high input impedance, and low output impedance with near about -40dB attenuation in stop band. The implementation of this filter is shown in Fig. 4.




Fig. 4 Designed Sallen Key Low Pass Filter

This topology has the benefit that its gain can be changed without affecting filtering components. Here the gain is set to unity. The below Fig. 5 reveals the frequency vs gain response of the Sallen Key filter.




Fig. 2 Frequency vs Gain Response of Sallen Key Filter

VI. CONCLUSIONS

FPGA based 3 channels concurrent DAC has been designed and tested successfully. It requires 2638 NAND gates for implementation of 115 flip flops, utilizing 178 LUTs which is near about 1% utilization of total resources. The following FPGA summary gives details about it.



Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	110	9,312	1%	
Number of 4 input LUTs	112	9,312	1%	
Number of occupied Slices	127	4,036	2%	
Number of Slices containing only related logic	127	127	100%	
Number of Slices containing unrelated logic	0	127	0%	
Total Number of 1 input LUTs	178	9,312	1%	
Number used as logic	109			
Number used as a route thru	66			
Number used as Shift registers	3			
Number of bonded I/Os	1	252	1%	
Number of BUFMUXs	1	24	4%	
Average fanout of Non-Clock Nets	2.23			

Performance Summary			
Final Timing Score:	0 (Setup: 0, Hold: 0, Component Switching Limit: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:	All Constraints Met		

Fig.6 FPGA Summary of implemented DAC.

It can be concluded that mixed signal systems can achieve maximum benefits than just single analog or digital one. As per the system design requirement, we configured the resolution of the DAC and can achieve the maximum efficiency. The designed soft IP core also reduces the time to market term at instant of system design which is very much important issue in industry for the competitive success. As FPGA are well established for system on chip design, the reconfigurable soft IP core for high-resolution DAC is flexible and cost-efficient solution for FPGA based designs.

ACKNOWLEDGMENTS

The First author thankful to UGC for Meritorious Fellowship and Remaining Authors grateful to UGC for UGC major research project “Development, Testing and prototyping of wireless sensor network for earthquake early warning system” for support and finance assistance.

REFERENCES

- [1] Mike Mitchell, “Make a DAC with a microcontroller’s PWM timer”, EDN Network, September 05, 2002.
- [2] Mike Mitchell, “Using PWM Timer_B as a DAC”, Application Report SLAA116 – December 2000, Texas Instrument.
- [3] David M. Alter.” Using PWM Output as a Digital-to-Analog Converter on aTMS320F280x Digital Signal Controller”, DSP Applications – Semiconductor Group, Application Report SPRAA88A – September 2008, Texas Instrument
- [4] FPGA SOLUTIONS, PWM and one-bit DAC Retrieved from, <https://sites.google.com/site/tgptechnologies/fpga-project/pwm-and-one-bit-dac>
- [5] Sangil Park, Principles of sigma-delta modulations for Analog to Digital converters, Strategic Applications, Retrieved from, <http://www.numerix-dsp.com/appsnotes/APR8-sigma-delta.pdf>
- [6] Sathyan A., Milivojevic N., Young-Joo Lee, Krishnamurthy M., “An FPGA-Based Novel Digital PWM Control Scheme for BLDC Motor Drives” Industrial Electronics, IEEE explore Volume:56 Issue:8, Aug. 2008
- [7] Fratta A., Griffiero G., Nieddu S., “Comparative analysis among DSP and FPGA-based control capabilities in PWM power converters”, IECON 2004. 30th Annual Conference of IEEE (Volume:1), Industrial Electronics Society, 2004.
- [8] Digital-to-Analog Conversion Using PWM in Z8 Encore! XP® Microcontrollers, Application Note, AN015004-1207, Zilog
- [9] Ray C.C. Cheung, K.P. Pun, Steve C.L. Yuen, K.H. Tsoi, Philip H.W. Leong, “An FPGA-based Re-configurable 24-bit 96kHz Sigma-Delta Audio DAC”, Retrieved from, http://www.cse.cuhk.edu.hk/~phwl/mt/public/archives/papers/dac_fpt03.pdf
- [10] Hugo Cheung, Sreeja Raj, “Implementation of 12-bit delta-sigma DAC with MSC12xx controller” Texas Instruments Incorporated, Data Acquisition, Retrieved from, <http://www.ti.com/lit/an/slyt076/slyt076.pdf>
- [11] V. Puidokas, A. J. Marcinkevicius, “Research on Characteristics of Audio DAC Sigma-Delta Modulator on Field Programmable Gate Array”, electronics and electrical engineering, ISSN 1392 – 1215, 2008, Number. 5(85)
- [12] Vipul B. Patel, Virendra Singh, Ravi H.Acharya, “Design of FPGA-based All Digital PID Controller for Dynamic Systems”. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 1, Issue 2, August 2012, ISSN 2278 – 8875
- [13] Kulka Z., Lewandowski M., “An FPGA-based sigma-delta audio DAC”, IEEE conference on Signal Processing Algorithms, Architectures, Arrangements, and Applications (SPA), 2008, pp: 39 – 42, E-ISBN: 978-83-62065-05-9